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CHAPTER 1 
INTRODUCTION 
This thesis describes the integration of a multiprocessor network 
into a robot. Both the multiprocessor network and the robot have been 
previously constructed. The multiprocessor network was originally 
designed and constructed by P. Shaw Moldauer. The robot, 'Archimedes', 
has been built and modified over a period of years by various people 
within the Advanced Digital Systems Laboratory. Previously, a central 
processor architecture was used for the information processing in the 
robot. Now, a multiprocessor network has replaced the central 
processor. Thus, the information processing in the robot is now spread 
throughout several processors instead of being handled by the one 
central processor. 
Because the robot was originally designed with a central processor 
architecture, modifications were necessary to the various sensors, 
motors and other peripheral devices on the robot for it to be compatible 
with the multiprocessor network. Also, the multiprocessor network w~s 
originally designed a~ a self contained system. Thus, it had to be 
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modified substantially to be able to communicate with and control all of 
the peripheral devices of the robot. Most importantly, a software 
structure for the microprocessor network had to be designed and 
implemented. This structure had to be flexible to effectively utilize 
the multiprocessors in controlliong the robot. Moreover, the software · 
structure had to have uniformity and simplicity to be easily understood 
and programmed by the various people who will be adding to the robot's 
capabilities in the future. 
Initially, the thesis describes the previous central processor 
architecture of the robot. From there, the problems of this 
architecture are examined. 
Chapter 3 introduces the multiprocessor architecture. A brief 
description is given and its relation to the robot as a whole is shown. 
Then the advantages of using a multiprocessor architecture over the 
central processor architecture is explained. 
Chapters 4 and 5 give an in depth description of the 
multiprocessor network. Included in this description is a look at the 
structure and function of the hardware, a look at the different 
communication links in the system, and a description of the software 
routines available in the processor monitors. 
Chapter 6 deals with the software structure of the 
network. First the software structure itself is 
multiprocessor 
described. This 
structure is the basis about which the multiprocessor network processes 
information. Programs of individual processors in the network are 
written to correspond with this basic software structure. The chapter 
then describes the software that has already been written for some of 
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the individual processors in the network. This section gives specific 
examples of implementations of the basic software structure. These 
-
programs will be modified as the robot's capabilities are changed and 
expanded. Some gui1elines to programming the indivi1ual processors to 
perform deired functions are given. Finally, parallels are drawn 
between this software structure and the information procesing in a 
nervous system. 
The final section consists of appendices. In this section are the 
hardware schematics for the multiprocessor network, the software 
listings for the processor monitors within the network, and also the 
software listings for the processors within the network. Both the 
hardware and software monitors for the multiprocessor network are 
intended to be permanent. However, the software for the individual 
processors will change significantly as the robot's functions develop 
and expand. 
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CHAPI'ER 2 
THE CENTRAL PROCESSOR ROBOT ARCHITECTURE 
The brief description of the old central prqcessor robot 
architecture that follows and the explanation of some of the problems 
that resulted are helpful in understanding the multiprocessor network 
which has replaced the central processor and its role in relation to the 
rest of the robot. 
2.1 DESCRIPTION OF THE CENTRAL PROCESSOR ARCHITECTURE 
Previously, the robot was controlled ·by one central processor. 
This processor, a Z80 microprocessor, pe ·rforned all infoi"..lation 
processing in the robot. It had interfaces to almost all of the 
peripheral devices on the robot. The processor would decide which 
devices to get information from and which devices to send infor.nation to 
based on its interpretation of the robot's current condition. Figure 
2.1 presents a block diagram of this central processor architecture. 
Most peripheral devices interact through the central processor. The 
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only peripheral device that does not interact with the central processor 
is the bump sensor set which communicates directly to the motors. It 
was assumed that the central processor would not be able to respond 
quickly enough to activation of the bump sensors. This problem will be 
discussed thoroughly in section 2.2.). 
Although the central processor is responsible for the decision 
making capabilities of the robot, many of the peripheral devices also 
used processors in them. The main job of these processors was to act as 
I/O processors. They would scan sensors and pass the information to the 
central processor or take data from the central processor and 
accordingly activate some physical device such as playing music or 
starting the motors. Thus, in a sense this architecture was 
'multiprocessor'. But, in actuality, there was only one central 
processor that was the entire 'brain' of the robot. 
2.2 PROBLEMS OF THE CENTRAL PROCESSOR ARCHITECTURE 
There are several problems with the central processor architecture 
just described. It is helpful to examine these problems to understand 
the use of a truly multiprocessor architecture. 
2.2.1 NON-UNIFORMITY 
With the previous architecture of the robot there wa.s no 
uniformity of the data links and software handshakin~ between the 
central processor and the peripheral devices. Lack of a standard link 
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created difficulties in programming the central processor to handle each 
of the peripheral devices. Each device may have been implemented by a 
different person who had his own ideas on how to interface the 
peripherals and central processor. Thus, the robot may have had as many 
different interfaces as it had peripherals. There was a good chance 
that some of these different ways to interface may have ended up 
conflicting with one another. 
2.2.2 EXPANSION DIFFICULTIES 
The central processor architecture presents several problems in 
expanding the capabilities of the robot. The ZSO microprocess~r which 
serves as the central processor can handle only so many peripheral 
devices and can perform only so much computation. If the ZSO is given 
too much to do, the decision making will cease to be in real time. This 
overloading of the processor could occur very rapidly if the robot is 
required to do co~plicated maneuvers. 
Expansion of the robot's capabilities may also have other problems 
because of the central processor architecture. Robot tasks that are 
supposed to be independent may become dependent on one another because 
both must rely on the one central processor. 
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2. 2.-, SHWLTANEOUS INDEPENDENT ACTIONS 
Another problem with the central processor architecture is the 
difficulty of havin~ the processor perform two independent actions 
simultaneously. As long as the actions require only periodic service 
from the central processor there is not much of a problem. But as soon 
as one action requires a substantial ~ount of CPU time, either it will 
have to be interrupted to allow other actions access to the CPU or else 
the other actions will simply have to wait which is extremely 
undesirable. If more than one peripheral needs lar~e amounts of CPU 
time, the bottleneck becomes unavoidable. The CPU can only service one 
peripheral at a time and this bottleneck could severely restrict more 
complicated activities of the robot. 
The central processor also has trouble servicing simultaneous 
actions if one of the actions needs immediate service as with the bump 
sensors. The central processor cannot reliably respond quickly enough 
to a bump sensor activation. This is an important problem because the 
response to a bump sensor activation must be immediate. Thus, in the 
old robot architecture, the bump sensors were connecte1 directly to the 
motors. 
9 
CHAPTER 3 
THE MULTIPROCESSOR ROBOT ARCHITECTURE 
Before going into an in depth description of the multiprocessor 
network and its softw~re structure, it is helpful to take a more general 
look at the robot as a whole and see how the multiprocessor network fits 
in and also see how this architecture overcomes the problems encountered 
with the centr~l processor. 
3.1 DESCRIPTION OF THE MULTIPROCESSOR NE~HORK 
It is important to first get an idea of how the multiprocessor 
works and become familiar with some of the terminology in order to 
discuss it in the context of the robot. 
The multiprocessor network is composed of up to 16 'node' 
processor cards. The node processor is an Intel 8748 single chip 
microcomputer. Also in the network is an 'arbitrator' processor card. 
The arbitrator processor is an Intel 3085 microprocessor. Each node 
processor has its own 24 bit data link to the outside world (outsi1e of 
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the microprocessor network), and a serial data link which is internal to 
the network. Through this serial link, the node processors can 
communicate between one another. A node processor can listen to any of 
the node processors, but only to one at a time. It is the job of the 
arbitrator processor to connect or disconnect the internal link between 
two node processors. The arbitrator, however, does not decide who to 
connect and disconnect as these actions are initiated by requests from 
the node processors. The arbitrator processor is basically a 
sophisticated switch between all the node processors which is controlled 
by any node processor. Figure ).1 presents very generally the 
relationship between the node processors and the arbitrator processor 
for a system with four node processors. 
3.2 THE MULTIPROCESSOR NE~NORK WITHIN THE ROBOT 
The node processors perform most of the information processing 
that takes place in the robot. The 24 bit external data links are used 
for the node processors to communicate with the peripheral devices of 
the robot. These peripheral devices are the motors, bump sensors, light 
sensors, ultrasonics, keypad, etc. Some of these peripherals may even 
have their own processors. The internal serial data links are used for 
the node processors to communicate with each other as well as the 
arbitrator processor. Figure ).2 gives an example of how the node 
processors and peripheral devices might be interconnected to control the 
robot. 
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1) 
With this structure (Figure ).2), we can see how information from 
one part of the robot can be analyzed and evaluated and sent to another 
part of the robot. An example may be helpful. A bump sensor has been 
activated implying that the robot has bumped into something or vice 
versa. The node processor dedicated to the bump sensors is informed of 
this activation. This bump sensor node processor must now decide what 
to do. Its decision may be based on different conditions of the robot. 
Which bump sensor was activated? In what direction was the robot moving 
if at all? How fast was the robot moving? The node processor may 
respond in many different ways depending on the situation. Let us 
assume the robot was moving forw~rd at a high speed and the front bump 
sensor was activated. The bump sensor node processor may then decide 
that the node processor controlling the motors must be notified of the 
situation immediately. The bump sensor node processor will then 
initiate a communication with the motor node processor. Once the motor 
node processor is informed of the situation, it also must make some 
decision of what to do. It could simply stop, or back up, or try to go 
around the object. The motor node processor then instructs the motors 
accordingly through the external data link. This example clearly shows 
how the information processing can be distributed among the node 
processors. 
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3.3 ADVANTAGES OF THE MULTIPROCESSOR ARCHITECTURE 
The multiprocessor architecture overcomes most of the 
disadvantages of the central processor architecture described earlier in 
Chapter 2 and also provides some additional advanta~es especially in 
debu~ging new software. 
3.3.1 UNIFORMITY 
The multiprocessor network lends uniformity to the robot 
architecture. All of the node processor cards have identical hardw~re. 
The external link between the node processors and the peripheral devices 
is standard. This makes understandi~ and programming much easier. 
There are no unique conditions for different peripheral devices. 
peripheral device receives or transmits information in the same way. A 
byte specifying a device (left motor, right motor, front bump sensor, 
etc.) is received or transmitted followed by a byte specifying a value 
for the device. 
3.3.2 VARIABLE ARCHITECTURE 
The architecture of the multiprocessor network is not fixed as 
with the central processor architecture. The interrelations between the 
node processors can be altered very easily by modifying the softw~re 
since the node processors themselves determine their relationships 
betwaen one another. This allows the architecture to grow and a1apt as 
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the capabilities of the robot change. The architecture of the network 
is not confined. The network could be implemented in a variety of ways. 
It could be a hierarchical architecture with some node processors doing 
all the computation and decision making and the other node processors 
simply acting as I/O processors. Otherwise, all the node processors 
could approach a closed network of processors doing varying degrees of 
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computation and I/O as in most applications such as the one presented in 
Chapter 6. As the load on a node processor becomes too heavy, the job 
could be divided among two or more node processors. 
As can be seen, this type of a variable multiprocessor 
architecture is ideal for a changing project such as the robot. Over 
the years, the capabilities of the robot will change and expand and the 
multiprocessor network will be able to change and expand with it. 
3._3. 3 INDEPENDENT SIMULTANEOUS OPERATIONS 
The multiprocessor network avoids the problem of independent 
simultaneous operations interfering with one another. ~Ao or more sets 
of node processors can be connecte1 at the same time with no 
interferences. Thus, it is possible for the robot to do many different 
actions simultaneously even if all these tasks require a large amount of 
CPU time. This characteristic of the multiprocessor robot architecture 
parallels a nervous system. The multiprocessor network can be thought 
of as the robot's brain with the peripheral devices as the nerve endin~s 
which pass information to the brain and respond to information from the 
brain. The robot's brain as with a person's brain is capable of 
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performing several actions simultaneously and each part of the brain is 
responsible for a different action. 
3.3.4 DEBUGGING 
One of the very important advantages of the multiprocessor 
architecture is the ease of debugging new applications. The code from 
which the node processors run can be stored in either RAM or EPROM. 
(There is a switch for this on the front of the node processor card.) 
Thus, new software can be run from the RAM without altering the old 
program stored in the EPROM. Once the new software has been debugged, 
it can be burned onto an EPROM and permanently replace the old software. 
Another useful feature of the multiprocessor network is the fact 
that the hardware of the node processor cards is identical. Thus, if 
problems develop with one card, a new card can simply replace the 
defective one. The whole system does not have to go down because of the 
failure of one processor card. 
Finally, modifying and debugging robot tasks will not interfere 
with other independent tasks already in the robot software. This could 
be a very serious problem with the central processor architecture as all 
tasks were actually dependent because they all had to go through the 
central processor. In a way, all tasks of the multiprocessor 
architecture are dependent to an extent too because all node processors 
must use the arbitrator. This dependency, however, is very minimal 
compared to the dependency in the central processor architecture. 
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CHAPTER 4 
THE MULTIPROCESSOR NETWORK HARDWARE STRUCTURE 
A very brief description of the network was given in Chapter ). 
Now we take an in depth look at the hardware components that make up the 
network. The two major units of the network are the node processor 
cards and the arbitrator processor card. There are also two terminal 
interface cards which are helpful in debugging new software. 
4.1 THE NODE PROCESSOR CARD 
The node microprocessor card forms a complete microprocessor 
system. It is comprised of an Intel 9748 single chip microcomputer, 3K 
bytes of RAM, 2 K bytes of EPROM, a serial data link to communicate with 
other nodes in the network, an external data link to communicate with 
external peripheral devices on the robot, and a random number generator. 
Figure 4.1" presents a block diagram of the node processor card. 
EXTERNAL 
DATA UNK 
EXTERNAL 
DATA UNK 
BUFFER 
RANDOM 
NUMBER 
GENERATOR 
RAM 
3K BYTES 
EPROM 
2K BYTES 
1/ ~ 
I' 'a 
'/ ~ 
I' 8 
./ ~ 
....... 8 
' , 
NETWORK 
BUS 
II' )'18 
'II 
IMUX LOGIC 
USART 
MUX 
CONTROL 
ADDRESS/DATA 
BUS 
..... 
, 
REQUEST ACKN OWLEDGE 
1[\ 
,IL 
..... ./ 
' 
INTEL 8748 
, .... ,. MICROCOMPUTER 
FIGURE 4. 1 -NODE PROCESSOR BLOCK DIAGRAM 
18 
19 
The main processor is Intel's 9748 single chip microcomputer. 
This member of the Intel 9048 family of microcomputers has 1K bytes of 
internal user programmable EPROM. There is also 64 bytes of resident 
RAM. This RAM contains the 9 general purpose re~isters referenced in 
many of the software instructions. The RAM also contains an alternate 
set of 9 general ·purpose registers which is software selectable. In 
addition, the RAM also contains the 9 level stack. This stack requires 
that nestin~ of subroutine calls be limited to a depth of eight. This 
is a very important restriction when writing software and will be 
discussed further in Chapters 5 and 6. Thus, 40 RAM locations are free 
for the programmer to manipulate as data storage. The 9748 also has a 
built in timer/event counter. There is an 9 bit bi-directional 
address/data bus and two 9 bit bi-directional I/O ports. There are also 
two test inputs, a reset input, and an interrupt line in addition to 
several control outputs used to access external memory. 
In addition to the 1K of internal EPROM, the 9748 is supported by 
3K bytes of external RAM and 2K bytes of external EPROM. Program memory 
addresses OOOH through 3FFH reference the 1K of internal EPROM. 
Addresses 400H through 7FFH reference 1K of external RAM. Addresses 
800H through FFFH reference either the final 2K of external RAM or the 
2K of external ROM depending on the position of the switch on the front 
panel of the node processor card. 
The node processor has two data links. First is the serial link 
which enables the node processor to communicate with other node 
processors in the network via the arbitrator. Each node processor has 
one transmit output from the USART which is busse1 onto the backplane of 
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the network. Inputs to this node are the 16 receive si~nals which are 
actually the transmit si~nals from the USARTs of each of the 16 node 
processors. These 16 signals are multiplexed down to one receive si~nal 
to the USART. The multiplexer logic is controlled by the arbitrator. 
Thus the arbitrator is responsible for connecti~ and disconnecti~ the 
links between two nodes. This may involve interrupti~ conversations 
between nodes via the interrupt line (Chapter 5). The arbitrator's 
actions, however, are controlled via the request and acknowledge lines. 
The arbitrator will initiate or terminate node processor communications 
only at the request of the node processors. This serial data link is 
accessed· via the USART whose address is any data memory locations 
between OOOH and 1FFH. 
The other data link on the node processor card is a 24 bit 
parallel external link to devices outside the microprocessor network, 
presumably a peripheral device on the robot. The low order byte of this 
-link is an output port while the middle order byte is an input port. 
Both ports are addressed throu~h data memory address 201H. The high 
order byte of this link is used for handshakin~. This high order byte 
is accessed by usin~ I/O port 1 on the g748 microcomputer. The low 
order nibble is strictly output and the high order nibble is strictly 
input. All 24 bits of this external port are uni-directional, either 
input or output. Table 4.1 gives a listing of the pin outs on the 
external port. 
Each node processor has its own clock generator. Therefore, each 
node processor can be running at a different clock rate. A system clock 
is also bussed on the backplane. This clock is used to set the baud 
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TABLE 4.1 -EXTERNAL PORT PIN CONNECTIONS 
PIN NUMBER NAME DIRECTION 
2 DOUTO OUTPUT 
4 :OOUT1 OUTPUT 
6 :OOUT2 OUTPUT 
8 :OOUT3 OUTPUT 
10 :OOUT4 OUTPUT 
12 :OOUT5 OUTPUT 
14 ·:OOUT6 OUTPUT 
16 :OOUT7 OUTPUT 
18 DINO INPUT 
20 DIN1 INPUT 
22 DIN2 INPUT 
24 DIN3 INPUT 
26 DIN4 INPUT 
28 DIN5 INPUT 
30 DIN6 INPUT 
32 DIN7 INPUT 
34 DATA OUT READY OUTPUT 
36 DATA IN ACKNOWLEDGE OUTPUT 
22 
TABLE 4.1 (continued) -EXTERNAL PORT PIN CONNECTIONS 
PIN NUMBER NAME DIRECTION 
38 OUTPUT 
40 OUTPUT 
42 DATA IN READY INPUT 
44 DATA OUT ACKNOWLEDGE INPUT 
46 INPUT 
48 INPUT 
50 
Note: All odd numbered pins are connected to ground. 
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rate for the USARTs and also to clock the random number generator. 
Each node processor has its own random number generator. The 
random numbers are addressed via data me~ory location 20QH. The random 
numbers are used by some of the node processor monitor routines to 
prevent lockout of a node processor. 
There are three switches and an LED on the front panel of each 
node processor card. The LED "on" signifies that the node processor is 
currently connected to the arbitrator. The push button switch resets 
the node processor. The memory switch selects whether memory bank 1 is 
RAM or EPROM. The program switch selects whether the node processor 
runs the monitor program or the user program in memory bank 1 upon power 
up or reset. There is also a potentiometer on each node processor card. 
This potentiometer adjusts the frequency of the clok inputs to the 8748 
microcomputer. 
4.2 THE ARBITRATOR PROCESSOR CARD 
The arbitrator processor is responsible for connecting and 
disconnecting the serial links between the node processors. Both the 
hardware and the software of this card are intended to be permanent. 
Thus, the description given below is not as detailed as the description 
of the node processors. It is intended to give the user a general idea 
of how the arbitrator works. The schematics and software listings in 
the appendix are available for a detailed understanding of the 
arbitrator processor. Figure 4.2 presents a block diagram of the 
arbitrator processor card. 
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The arbitrator processor card is built around Intel's 9085 
microprocessor. This processor can support up to 64X bytes of memory 
and up to 256 I/O devices. 
The arbitrator contains 2K bytes of EPROM which contains the 8085 
executable softw~re. There is also 1K of RAM which is used for the 
processor stack and variable storage. The EPROM occupies addresses 
OOOOH through 07FFH while the RAM occupies a1dresses 3COOH through 
3FFFH. 
The arbitrator also has several I/O ports. There is a serial I/0 
port realized with a USART. It is through this port that the arbitrator 
processor co~municates with the node processors. This serial port is 
similiar to the serial ports on the node processors. There is also a 32 
bit port which contains the 16 request and 16 acknowledge signals to and 
from each of the node processors. The node processors initiate a 
conversation with the arbitrator by driving its request line active. 
The arbitrator then acknowledges its communication with the node 
processor by driving the appropriate acknowledge line active. There is 
a 4 bit output port that allows the arbitrator to access indivi1ual node 
processors. Used in conjunction with the interrupt line and the lower 
nibble of the data bus, the arbitrator can interrupt any one of the node 
processors, determine whom a particular node processor is listening to 
or change whom a node processor is listening to. Two other inputs are 
used by the arbitrator to determine whether a card slot is empty, 
contains a node processor, contains the arbitrator processor or contains 
a terminal interface card. 
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There is one button on the front panel of the arbitrator processor 
card which allows the entire microprocessor network to be reset. When 
reset, the arbitrator processor interrupts each node processor and sets 
their internal serial data links to themselves. The interrupt of the 
node processors causes the same actions as a reset of the node itself. 
4.3 TERMINAL INTERFACE CARDS 
The microprocessor network has two different terminal interface 
cards. These cards provide the user with an interface into the network 
and are very useful in debugging new software and hardware. 
The first terminal interface card is really a subset of a node 
processor card. It contains only the serial data link. Any normal EIA 
compatible serial terminal can be connected to the terminal card. The 
button on the front of the terminal card is not a reset button as with 
the node cards, but instead activates the request line for the terminal 
card. This allows the terminal to be connected to the arbitrator and 
from there, it can be connected to any of the node processors. When the 
terminal is talking to a node, usually the monitor program which is 
resident in the 9748 microcomputer is run. This monitor allows the user 
to read from or write to memory locations, download or upload programs, 
or execute programs. The monitor is discussed further in Chapter 5. 
Node processors can also initiate conversations with the terminal card. 
This is extremely useful in debugging node processor software. 
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The second type of terminal card is simpler than the first. This 
terminal card is basically a listening device. 
micro-switches on the front of the card to select 
network card slots. This card simply outputs 
any 
to 
There are four 
one of the 16 
any normal EIA 
compatible serial terminal what is on the serial transmit line of the 
selecte1 card slot. To the rest of the network this card looks as if it 
did not exist. It has no request or acknowledge lines and no serial 
transmit line. Thus, it cannot talk to any of the network processors. 
This terminal card simply eavesdrops on the conversations between node 
processors and the arbitrator processor. This terminal card is also 
very useful in debugging new node processor software. 
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CHAPI'ER 5 
THE MULTIPROCESSOR NETWORK SOFTWARE STRUCTURE 
Before explaining the permanent software of the node and -
arbitrator processors in detail, it is helpful to see how the software 
works in general terms. 
The permanent software for the node processors is the monitor 
program. This monitor has two purposes. First, it allows the user to 
download, modify, and execute programs and secondly, it provides the 
user with subroutines necessary to manipulate the network. User 
subroutines within the node monitor program and the arbitrator software 
I 
allow node processors within the network to interact. It is via the 
arbitrator that the node processors initiate and termin.ate connections 
with other nodes. All node communications have associated with them a 
priority which allows them to be interrupted by requests of higher 
priority. 
For a node processor to do any interaction within the network, it 
must first be connected to the arbitrator processor. To do this it 
activates its request line. The arbitrator meanwhile polls all of the 
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node processor request lines. When it finds an active request, it 
connects itself to the appropriate node processor via the internal 
serial data link and activates the node processor's acknowledge line. 
Now the node processor can request several things of the arbitrator 
processor through the internal data link. It can request the status of 
any node in the network, request to be disconnected from another node in 
the network or request to be connected to another node in the network. 
To find the status of any node, the node processor sends the 
arbitrator the status request code followed by the node number whose 
status it desires. The arbitrator responds one of two ways. Either the 
requested node is not in the system or else the requested node is in the 
system and is connected to a specified node. which could be itself. 
Nodes are always connected to some node. All node interconnections have 
a specified priority between 0 and 15. If a node is connected to 
itself, then its connection priority is automatically zero. This 
connection priority is determined by the nodes when they are connected. 
Therefore, in response to a status request of a particular node which is 
in the system, the arbitrator will respond with the node the desired 
node is connected to and the priority of that connection. 
The next reequest a node processor can make is to be disconnected 
from the network. The arbitrator simply disconnects the requesting node 
and whichever node it was connected to previously and sets them to talk 
to themselves at priority 0. 
Another request a node processor can make of the arbitrator is to 
be connected to a specified node. This is accomplished by sending the 
arbitrator the request to connect code followed by the desired node 
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nQ~ber and finally the priority of the desired connection. The 
arbitrator then goes and checks to see if the desired node is in the 
I 
rack. If it is not, it informs the requesting node accordingly. If the 
requested node is in the system, the arbitrator sees who the requested 
node is connected to and at what priority this existi~ connection is 
at. If the requested node is connected to itself (that is, at priority 
0), then the arbitrator simply connects the requesting and requested 
nodes together at the specified priority. In the process of this 
connection, the requesting node and arbitrator are disconnected leaving 
the arbitrator free to service requests from other node processors. If 
the requested node is connected to another node in the system but at a 
priority greater than or equal to the priority desired by the requesting 
node, the arbitrator informs the requesting node that the requested node 
is busy. The requesting node must then request to be disconnected from 
the arbitrator so that the arbitrator can service requests from other 
node processors. Finally, if the requested node is connected to another 
node in the network but at a priority less than the priority of the 
connection desired by the requesting node, several actions take place. 
First, the arbitrator interrupts both the requested node and the node 
that the requested processor was in communication with. In their 
interrupt routines the node processors activate their request lines and 
wait for the arbitrator to service these requests. The arbitrator 
meanwhile waits for the request lines of the two processors to go active 
which signifies that the nodes have acknowledged the interrupts. The 
arbitrator then signals to the requesting node processor that the 
requested node processor has been interrupted and will be disconnected. 
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The arbitrator then disconnects from the requesting node and services 
the requests from the interrupted nodes. The interrupted nodes will 
request to be disconnected . from each other when they are connected to 
the arbitrator. After this is accomplished, the original requesting 
node is again connected to the arbitrator. Now the requested node has 
been disconnected from the network and the arbitrator can connect the 
requesting and requested nodes together at the desired priority. 
Currently, the two nodes that are interrupted will not reinitiate their 
communication after the requesting node has disconnected the interrupted 
node. The software of the interrupt routine could be altered to 
accomplish this. 
There is one other request a node processor can make of the 
arbitrator. That is to connect to a specified node with an interrupt. 
The only difference between this request and the previous one is that if 
the requested node is listening to itself, it is still interrupted 
before being connected to the requesting node. This facilitates 
handshaking between connected nodes. 
Table 5.1 presents the arbitrator request and acknowledge codes. 
Upon receiving a request code from one of the node processors, the 
arbitrator will perform the desired actions as described in the previous 
paragraphs and respond with one of the acknowledge codes. 
TABLE 5.1 -ARBITRATOR REQUEST AND RESPONSE CODES 
Request Codes From Node Processor To Arbitrator Processor 
2NH - Request status of node N. 
3NH XPH -Request connect to node N with Priority P. 
4XH - Request disconnect from network. 
5NH XPH -Request connect with interrupt to node N 
with priority P. 
Acknowledge Codes From Arbitrator Processor To Node Pocessor 
2NH XPH - Status acknowledge, node is connected to 
node N with priority P. 
)NH - Acknowledge connect to node N. 
4XH - Acknowledge disconnect from network. 
5NH -Connect not possible, node N is busy. 
6NH - Status acknowledge, node N is not in system. 
7NH - Connect not possible, node N is not in system. 
ANH - Node N has been interrupted. 
Note: All numbers are given in hexadecimal (hence the H). 
X means don't care. 
N ~nd P are any hexadecimal numbers between 0 and F. 
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5.1 NODE PROCESSOR MONITOR 
The node processor monitor program resides permanently in the on 
chip EPROM of the 9748 micorcomputer. It occupies memory addresses OOOH 
through 3FFH. This monitor provides the user with the routines 
necessary for performing the network interactions just described. The 
monitor also has four commands which allow the user to manipulate and 
debug his own software. 
5.1.1 MONITOR COMMANDS 
The node processor monitor program allows the user to interact 
with the node processors via the terminal interface card. The program 
switch on the front panel of the node processors allows the user to run 
either this monitor program or the user program after power up or reset. 
The monitor can also be accessed through the user code via the jump 
table. This jump table near the beginning of the monitor program gives 
the user access to any of the routines within the monitor program 
without having to compile and load the user program with the monitor 
program. Acce-ssing and using this jump table will be discussed in the 
next section. 
Once the monitor program has been accessed by the node processor 
and the user is connected to the node via the terminal interface card, 
the monitor will respond with a colon prompt. The user has four 
commands available. Upon completion of any command, the monitor will 
reissue the prompt and wait for the next command from the user. Only 
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the execute command allows the user to exit the monitor program. The 
four commands and their functions are as follows. 
EXAMINE AND MODIFY - This command allows the user to examine any 
external memory location and if desired or allowed (the memory location 
may be in EPROM) modify that location. Since this command only applies 
to external memory Locations, the internal on chip EPROM which contains 
the monitor program cannot be accessea through this command. The syntax 
for this command is an S following the monitor prompt followed be three 
hex numbers specifying the desired memory address followed by a carriage 
return. If more than three hex numbers are entered, only the last three 
entered wll be used as the memory address. The monitor responds by 
displaying the contents of the desired memory location. The user can 
then enter a new value for the memory location and/or a space to examine 
the follo~ng memory location. A carriage return completes the examine 
and modify command and the monitor will respond by displaying the 
prompt. 
READ FILE - This command allows the node processor to read and 
store the subsequent file which is in Intel hex format. The syntax for 
this command is an R following the monitor prompt followed by a carriage 
return followed by the desired Intel hex file. When the file has been 
read and stored, the monitor responds by displaying the prompt. 
WRITE FILE - This command outputs the specified continuous region 
of memory in Intel hex format. The syntax for this co~mand is a W 
following the prompt followed by the address of the starting location 
followed by either a space, the address of the ending location, and a 
carriage return or an S, the desired number of continuous memory 
/ 
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locations to be outputted, and a carriage return. The monitor will 
respond by outputting the specified locations in Intel hex format and 
then return the monitor prompt ready to receive the next command. 
EXECUTE - The execute command allows the user to have the node 
processor begin execution of a program at a desired memory location. 
The syntax for this command is a G following the prompt followed by 
three hex numbers specifying the initial execution address followed by a 
carriage return. Again, if more than three hex numbers are inputted, 
only the last three are valid. Once the execute command has been 
started, the only way to return to the node monitor is to either have 
the executed program jump into the monitor program or else reset the 
node processor with the program switch of the node processor in the 
monitor position. 
5.1.2 MONITOR ROUTINES 
The node monitor in addition to providing the user a w~y to access 
the node processor also has several user accessible routines which are 
essential for network interactions. The general purpose and function of 
these routines were described earlier at the beginning of Chapter 5. A 
more in depth view of each of these routines is now presented as their 
understanding is essential to efficiently utilize the multiprocessor 
network. 
All of these routines can be accessed via a jump table located 
near the beginning of the monitor software as mentioned before. This 
jump table enables node processor programs to be compiled seperately 
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from the monitor program which is already permanent in the node 
processor. Thus, a direct call to the address in the monitor program 
containing the jump to the desired routine is all that is necessary to 
access the monitor routines. For example, the source file statement, 
-CALL #'J029H 
will cause a call to the WFCNT monitor routine. even though the WFCNT 
routine has not been defined in the user program. Table 5.2 presents 
the monitor routines available and their starting addresses, subroutine 
nesting depth, and the registers affected. Care should be taken in 
limiting the depth of nested subroutines as the maximum allowed is 
eight. The nesting depth of each of the monitor routines is given to 
help avoid this problem. The registers affected by each of the monitor 
routines is also listed in Table 5.2. It is very important when calling 
monitor routines to be aware of which registers will be altered upon 
return from the routine. In addition, care should be taken when code in 
memory bank two (where most of the user code will be locatea) calls the 
monitor routines which are located in memory bank one. The appropriate 
memory bank select instructions should be invoked before and after these 
call statements. 
A summary of each of the user available monitor routines is given 
in the following paragraphs. Other routines in the monitor can be 
accessed by the user but they are not supported by the jump table and 
should not be necessary. 
CIN -The character in routine ~its for a character to be 
inputted through the serial data link and puts the result in the 
accumulator. The upper bit is then masked off to a zero. This routine 
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TABLE 5.2 -NODE PROCESSOR MONITOR ROUTINES 
ROUTINE STARTING ADDRESS CALL DEPTH REGISTERS ALTERED 
CIN OOBH 0 A P2 
CINP OODH 0 A P2 
toUT OOFH 0 R2 P2 
PROMPT 011 H 
CTA 013H A P2 
DCNT 015H 2 A R2 P2 
DC NTH 017H 2 A RO R1 R2 R4 P2 
CNNT 017H 3 A R2 R3 P2 
CNTH 01BH 3 A RO R1 R2 R3 ~4 P2 
WFCNT 01DH 4 A RO R2 R3 P2 
WFCNTH 01FH 4 A RO R1 R2 R3 R4 P2 
OUT NOD 021H A RO R1 R2 R4 P2 
INNOD 023H A RO R1 R2 R4 P2 
OUT RES 025H A R2 P2 
INEX 027H 0 A RO P1 P2 
OUT EX 029H 0 A RO P1 P2 
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is basically used to input characters coming from a CRT terminal which 
puts parity on the most significant bit. 
CINP - The char·acter in with parity routine is exactly the same as 
the CIN routine except the upper bit is not masked off. This routine is 
used for receiving data from other node processors. 
COUT - The character out routine sends the character in the 
accumulator out the serial data link. The routine waits until the 
character has been transmitted before returnning. 
PROMPT - The prompt routine causes the node processor to enter the 
monitor routine and issue the monitor prompt out the serial data link. 
CTA - The connect to arbitrator routine causes the node processor 
to request the arbitrator and waits until it has been connected to the 
arbitrator. The node processor must then make a request of the 
arbitrator via the serial data link. 
acknowledge codes are listed in Table 5.1. 
The arbitrator request and 
DCNT - The disconnect routine disconnects the node processor from 
the network. This simply involves setting the node processor's serial 
link to itself. 
DCNTH- The disconnect with handshaking routine is the same as the 
DCNT routine except the node processor being disconnected is notified 
before the disconnection occurs. 
CNNT - The connect routine attempts to connect the node processor 
to another node processor. The number of the desired node processor is 
stored in R7 while the priority of the desired communication is stored 
in R6 before calling this routine. The arbitrator will respond with one 
of the acknowledge codes listed in Table 5.1. 
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CNTH- The connect with handshaking routine is the same as the 
CNNT routine except the connected processor is notified of the 
connection after it has occurred. 
WFCNT -The wait for connect routine calls the CNNT routine. If 
the connect was successful, the routin returns. If not, the routine 
causes the node processor to delay a random amount of time. The amount 
of delay is uniformly distributed between 0 and a value determined by 
the priority of the desired connection. The higher the priority, the 
lower the average delay time. This helps prevent two processors locking 
out a third processor. 
WFCNTH -The wait for connect with handshaking routine is the same 
as the WFCNT routine except it calls CNTH instead of CNNT. 
OUTNOD - The output to a node routine outputs a three byte signal 
from the node processor to another node processor and waits for a three 
byte response from the other processor. The first byte is stored in 
register A, the second byte is stored in RO, and the third byte is 
stored in R1. Use of this routine is explained in Chapter 6. 
INNOD - The input from a node routine inputs the three byte signal 
from another node processor. The first byte is stored in register A, 
the second byte in RO, and the third byte in R1. Use of this routine is 
explained in Chapter 6. 
OUTRES - The output a response routine outputs a three byte signal 
in response to a signal received from another node processor. The first 
byte sent comes from register A, the second byte sent comes from RO, and 
the third byte sent comes from R1. Use of this routine is explaine1 in 
Chapter 6. 
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INEX - The input from the external port routine inputs a byte from 
the external data port with handshaking and puts the result in the 
accumulator. 
OUTEX - The output to the external port routine outputs the 
contents of the accumulator to the external data port with handshaking. 
5.2 ARBITRATOR PROCESSOR SOF~iARE 
The arbitrator processor is responsible for servicing the re~uests 
of the node processors which includes connecting nodes, disconnecting 
nodes, interrupting nodes and sending the status of nodes. Once 
connected to a node, the arbitrator processor receives a re~uest from 
that node (arbitrator re~uest bytes, Table 5.1), services that re~uest 
and then responds back to the node (arbitrator acknowledge bytes, T~ble 
5.1). The actual listing for the arbitrator software is contained in 
Appendix C. 
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CHAPTER 6 
THE ROBOT SOFTWARE STRUCTURE 
The skeleton of the robot software structure has already been 
constructed ~d essentially described in Chapter 5 through the 
description of the multiprocessor network software. This software, 
however, only provides the user with the ability to effectively utilize 
the multiprocessor network inside the robot. The user must write the 
code that will use these software routines to manage the robot in an 
effective and understandable way. This chapter begins by giving a 
description of what this user software structure should look like. The 
robot software that has already been written is then presented. This 
software is by no means intended to be permanent, but simply to serve as 
an example and basis upon which new software can be written. It is left 
up to future students in the Advanced Digital Systems Laboratory to 
expand and refine the software that controls the robot and therefore 
expand and refine the robot's capabilities. Some guidelines to writing 
software for the node processors are given at the end of this section. 
Finally, some parallels are drawn between this software structure and a 
nervous system. 
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6.1 DESCRIPTION OF THE SOF~NARE STRUCTURE 
Each of the node processors starts off in a wait state. It simply 
waits until it is activated by either a peripheral device on the robot 
or by another node processor. The node processor then performs the 
function it has been programmed to do (Figure 6.1). Each node processor 
may have several different functions it can perform depending upon which 
device activates the node processor and the present condition of the 
robot. Each function of a particular node processor may include 
activating other node processors. This may generate a problem if the 
other node processor has already been activated but the priority and 
interrupt facilities of the microprocessor network help in avoiding this 
situation. If a node processor requests with a high enough priority to 
activate (or connect to) a previously activated node processor, the 
other node processor will be interrupted. In the interrupt routine, the 
node processor returns to the beginning of its code which is the wait 
state. Now the original node processor can · successfully activate the 
desired node processor. Using the connect routines with handshaking 
always insures that the desired node has been interrupted (if a connect 
was successful) and that it is in a wait state. 
It may be helpful to discuss briefly how some of the previously 
described node processor monitor routines fit into the software 
structure described above. 
There are three routines through which node processors can 
activate and release (connect and disconnect) other node processors. 
The routine CNTH (connect with handshaking) allows one node processor to 
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activate another provided it requests at a high enough priority. The 
activated processor is accessed via an interrupt which causes it to 
return to the beginning of its code which is the wait state. The 
activating processor then sends the activated processor a message via 
the OUTNOD routine that tells it which node it has been connected to. 
The activating processor responds via the INNOD and OUTRES routines. 
This completes the handshaking as the activated node is now aware of who 
activated it and can proceed to perform the appropriate function. The 
routine WFCNTH is the same as CNTH except that if the node processor is 
unsuccessful in connecting, it delays and repeats the connection request 
until it · is successful. The DCNTH (disconnect with handshaking) routine 
is used by the activating processor to tell the activated processor it 
is being disconnected and then disconnecting the activated processor. 
The handshaking in this routine notifies the activated processor that 
its current function is complete and it should return to the wait state. 
There are three routines through which node processors communicate 
with each other after they have been connected by the arbitrator 
processor. These routines, OUTNOD, INNOD, and OUTRES w~re referred to 
briefly in the preceding paragraph. The activating processor uses the 
routine OUTNOD. Through this routine the activating processor can 
request a device value from the activated processor, request to set a 
device value controlled by the activated processor or send a device 
value to the activated processor. To accomplish each of these three 
choices, the activating processor sends three bytes via routine OUTNOD 
to the activated processor. The first byte is a control byte specifying 
which of the three actions is desired, the second byte specifies the 
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device number, and the third byte specifies a value for the specified 
device. The activatin~ processor then waits for a three byte response 
from the activated processor. The activated processor, meanwhile, has 
read in the three bytes from the activating processor via routine INNOD. 
It · then sends a response by calling routine OUTRES. The possible 
responses are that the requested device value is being sent, that the 
requested device is not accessible, that the requested device value has 
been set, and that the device value sent has been received. The three 
byte response of the activated processor is of the same format as the 
request of the activatin~ processor. Table 6.1 lists all of the 
activating processor requests and the activated processor responses. 
6.2 PROGRAMMING NODE PROCESSORS 
This section presents an example of how to program the node 
processors within the described software structure. This example has 
been debugged and used to operate the robot. 
This software allows the robot to perform several functions. The 
operator can tell the robot to stop, move forward, move in reverse, turn 
right, turn left, and to follow a moving object such as a person. The 
operator tells the robot what to do by pressing the appropriate key on 
the keypad. The robot will also stop if it comes too close to something 
or runs into something. The basic confi~uration of the node processors 
to perform the above actions is the same configuration presented earlier 
in Figure ).2. There are only four peripheral devices connecte1 to the 
multiprocessor network, the keypad, the ultrasonic sensors, the bump 
TABLE 6.1 -INTER NODE PROCESSOR REQUEST AND ACKNOWLEDGE CODES 
Requests From Activating Node To Activated Node 
X1H DDH XXH - Request value of device DD. 
X2H DDH VVH - Set value of device DD to vv. 
X3H DDH VVH - Send value VV of device DD. 
Responses From Activated Node To Activating Node 
X4H DDH VVH - Send value VV of device DD. 
X5H DDH XXH -Device DD not accessible through node. 
X6H DDH VVH - Value of device DD has been set to VV. 
X7H DDH VVH - Value VV of device DD has been received. 
Note: Allowed device values (VV) vary from device to device. 
The current device names (DD) are listed below. 
1NH - Keys of Keypad (N = 0-F) 
2NH - Motors (N = 0-1 ) 
3NH - Ultrasonic Sensors (N 0-1 ) 
40H Bump Sensor Set 
FNH - Node Processors (N = 0~5) 
All numbers are given in hexa1ecimal. 
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sensors and the motors. Figure 6.2 shows how the node processors 
interact to perform the robot's functions. As stated in ·the figure, the 
node processor at the origin of each arrow is the activating processor 
and the node processor at the end of the arrow is the activated 
processor. The numbers represent the priorities of each node processor 
inter connection. 
Figure 6.1 represents the basic software of all the node 
processors. Each processor stays in a wait state until it is activated 
by either a peripheral device or another node processor. It then enters 
one of several functions depending on who activated the node processor. 
In this example, the keypad node processor stays in a wait state until 
it is activated by a key closure on the keypad. It then enters one of 
several functions depending on which key was pressed. Each of these 
functions then activates the necessary node processors to perform the 
desired action. Table 6.2 lists the functions of all the node 
processors, how those functions were activated, and what node processors 
the function activates. Thus, if the operator pressed the key telling 
the robot to move forward, the keypad node processor would be activated 
into function FORWARD. This function activates the motor node processor 
into function RUN. The keypad node processor then tells the motor node 
processor to have the motors both move forward. The keypad node 
functions REVERSE, RIGHT, and LEFT work similarly. If the operator 
presses the key Which causes the robot to follow an object, the keypad 
node processor is activated to function NAV1. This function activates 
the navigation node processor in its function called NAV1. Function 
NAV1 of the the navigation node processor activates the ultasonic and 
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TABLE 6.2 -EXAMPLE NODE PROCESSOR SOFTWARE FUNCTIONS 
NODE PROCESSOR FUNCTION 
Keypad STOP 
FORWRD 
REVERS 
RIGHT 
LEFT 
NAV1 
Motor STOP 
RUN 
Navigation STOP 
NAV1 
Ultrasonics VALUE 
OBJECT 
Bump Sensors STOP 
ACIVATED BY ACTIVATES (FUNCTION) 
Peripheral Motor Node (STOP) 
Peripheral Motor Node (RUN) 
Peripheral Motor Node (RUN) 
Peripheral Motor Node (RUN) 
Peripheral Motor Node (RUN) 
Peripheral Navigation Node (NAV1) 
Bump Sensor Node Navigation Node (STOP) 
Keypad Node 
Keypad Node 
Navi~ation Node 
Ultrasonics Node 
Motor Node 
Keypad Node, 
Navigation Node 
Peripheral 
Peripheral 
Motor Node (RUN) 
Ultrasonics Node (VALUE) 
Motor Node (STOP) 
Motor Node (STOP) 
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motor node processors. It takes information from the ultasonic sensors 
and deci1es how the motors should move in order to follow the object. 
The motors can be stopped in several ways. The motor node processor is 
activated into the STOP function by either the keypad node processor 
(the operator presses the key to stop the robot), the bump sensor node 
processor (the robot runs into something activating a bump sensor) or 
the ultrasonic node processor (the ultrasonics detect an object too 
close to the robot). Once in the STOP function the motor node processor 
stops the motors and activates the navigation node processor into its 
STOP function. Once leaving the STOP function, the robot is back where 
it sta·rted on power up waiting for activation by some external 
peripheral sensor. 
It may seem that in the example described above, the navigation 
node processor is acting as a central processor. This is definitely 
not the case. All of the node processors together control the robot. 
The navigation node processor in conjunction with the ultrasonics and 
motor node processors control just one of the robot's possible actions. 
Several other capabilities of the robot do not even involve the 
navigation processor at all. The function of the navigation node 
processor could in fact be divided among the other node processors 
eliminating the need for the navigation node processor. It was decided 
to use a navigation node processor in the above example To make the node 
processor functions easier to understand. Other applications could use 
no navigation node processor dividing the functions among other node 
processors, or could use more than one navigation node processor. 
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The listing of the software for each of the node processors is 
contained in Appendix D. This software is intended to be modified and 
expanded to give the robot more advanced capabilities. Future students 
of the Advanced Digital Systems Laboratory should not discard this 
so·ftware and write their own software from scratch. They should try to 
understand what has already been written and then expand upon it so that 
the robot will perform as desired. 
There are several things a programmer must be aw~re of when 
writing software for the node processors. As mentioned in section 
5.1.2, caution should be exercised when accessing the monitor routines. 
Nesting of subroutines should never exceed eight. Attention should be 
paid to which registers are altered by each routine. Before any calls 
or unconditional jumps are made, the memory bank flag should be 
appropriately set. All calls to the monitor require the selection of 
memory bank 0 while all calls and unconditional jumps within the node 
processor program require the selection of memory bank 1. 
The user must ·also be extremely careful when disabling and 
enabling the external interrupt. When the arbitrator processor 
interrupts a node processor, it waits until the node processor has 
entered its interrupt routine before continuing. A node requesting a 
connection with the highest priority will not be able to interrupt a 
node with a connection of lowest priority if the node with low priority 
has its interrupts disabled. Therefore, interrupts should only be 
disabled when necessary and then only for short periods of time. One 
instance where the interrupts should be disabled is when the node 
processor is transmitting or receiving information from a peripheral 
52 
device. If an interrupt is allowed to occur during one of these 
transmissions, the peripheral device may be left hanging waiting for a 
response from the node processor that may never come. 
One final guide in programming the node processors is to 
synchronize the transmission ' of information between processors in the 
robot. For example, if the keypad node processor is going to send 
information to the motor node processor, the motor node processor should 
be waiting for the information coming from the serial data link. The 
monitor routines OUTNOD, INNOD, and OUTRES are helpful in synchronizing 
communications between the node processors. Information passed between 
the node processors and peripheral devices should also be synchronized. 
The control signals of the external port and the monitor routines INEX 
and OUTEX are useful in synchronizing communications between the node 
processors and the peripheral devices. 
6.) PARALLELS TO A NERVOUS SYSTEM 
All information that is transferred within the multiprocessor 
network is of the same format. The first byte is a control byte, the 
second byte specifies a device and the third byte specifies a magnitude 
The possible values for these bytes were shown in Table 6.1. This 
allows any information received by a node processor to be interpreted. 
It is not essential that the node processor knows where the information 
has come from. All information being transferred within the 
multiprocessor network is a packet of signals three bytes long. This 
coding of the information among processors in the network can be make 
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even simpler is we increase the number of processors in the network, 
thereby reducing the number of tasks that a processor has to handle. 
This way, we would approach the workings of a nervous system in which 
there is no differentiation in the encoding of information transferred 
between neurons, no matter what region of the nervous system. 
As mentioned earlier, the multiprocessor architecture enables the 
robot to perform several actions simultaneously. Several sets of node 
processors may interact at the same time. This means that several data 
paths between node processors may be transferring information 
simultaneously. In addition, these data paths are very dynamic since 
the components of the network, the node processors, 1etermine the paths 
through which information flows in the network. In a nervous system, 
several actions accur simultaneously. Several separate packets of 
electrical impulses may be transferring information throughout the 
nervous system at the same time. The paths through which these impulses 
travel is determined by the components of the nervous system, the 
neurons. 
Moreover, the multiprocessor architecture of the robot allows 
loops to be generated within the network. These loops of processors 
together with a hierarchical organization of these loops can provi1e the 
robot with different levels of awareness. A stimulus may initiate, 
alter, or disrupt several loops within the network. A nervous system 
can handle several levels of awareness. A person can read while walking 
and still its reflexes respond to stimulae. 
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6.4 CONCLUDING REMARKS 
This thesis has presented the basic hardware and software 
structure for a multiprocessor robot architecture. All of the hardware 
and software has been constructed and written and is operational in the 
robot. The node processors have been programmed as described in the 
example . in Chapter 6. It is important to emphasize that this is just an 
example and is not intended to be permanent at all. This example could 
provide a basis upon which additions and modifications can be ma1e to 
expand and refine the capabilities of the robot. Of course, all of the 
node processor software programs could be rewritten if drastic changes 
in the robots capabilities were desired. However, the basic software 
structure presented in Chapters 5 and 5 should be retained. The node 
processor monitor and the arbitrator processor program are intended to 
be permanent. 
As mentioned before, the multiprocessor architecture of the robot 
has a temendous capability to expand and change. This is essential in a 
project as dynamic as the robot. The multiprocessor network allows a 
myriad of other projects to be built upon the robot. 
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APPENDIX B 
NODE PROCESSOR MONITOR SOFTWARE LISTING 
r 
LINE ADDR B1 B2 B3 B4 ERROR 8048 MACRO ASSEMBLER VER 2 . 0 PABE 
1 ; 8748 MONITOR FOR ROBOT PROCESSOR 
2 
3 
4 : 
~ 003A PRMPT EQU . :. ;PROMPT CHARACTER 
6 07FA CLINST EQU 07FAH 
7 OOF1 USAB EQU OF1H ;UART STATUS AND MASK 
8 0001 USOB EQU 01H ;UART STATUS OR MASK 
9 OOFO UDAB EQU OFOH ;UART DATA AND MASK 
10 0002 RDRDY EQU 02H ;RECEIVER READY MASK 
11 0004 TXE EQU 4 ;TRANSMITTER EMPTY MASK 
12 0001 TRRDY EQU 01H ;TRANSMITTER READY MASK 
13 003E OFST EQU 3EH LOCATION WHERE OFFSET FOR READ IS STORE 
. 14 OOOD CR EQU ODH ASCII CARRIABE RETURN 
1~ 0020 SP EQU 20H ASCII SPACE 
16 OOOA LF EQU OAH ASCI I Ll NE FEED 
17 003F ERCR EQU • ? • ERROR CHARACTER 
18 07F4 CTINT EQU 07F4H ADDRESS OF TIMER INTERRUPT ROUTINE 
19 0025 CMD EQU 02~H UART COMMAND INSTRUCTION 
20 OOCE MODE EQU OCEH .UART MODE INSTRUCTION 
21 OODO SRST EQU ODOH ; START UART RESET 
22 0051 ERST EQU 0~1H ;END UART RESET 
23 000~ INITL EQU 05H ;ADDRESS OF RETURN FROM INTERRUPT ROUTIN 
24 0000 INITU EQU OOH ;WHICH IS JMP TO INIT 
25 OOFO RNAB EQU OFOH ;RANDOM NUMBER AND BYTE 
26 0002 RNOB EQU 02H ;RANDOM NUMBER OR BYTE 
27 OOFO NODE EQU OFOH ;NODE PROCESSOR NUMBER 
28 OOF2 EPAB EQU OF2H ;EXTERNAL PORT AND BYTE 
29 0002 EPOB EQU 002H ;EXTERNAL PORT OR BYTE 
30 0800 PROB EQU 0800H ;ADDRESS FOR USER PROBRAM 
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32 ORG OOOOH 
33 0000 0~ EN I ;ENABLE INTERRUPTS 
34 0001 44 3~ JMP I NIT 
35 0003 64 C7 JMP INTRPT ;SERVICE EXTERNAL INTERRUPT 
36 0005 44 35 JMP I NIT ;RETURN FR~M INTERRUPT ROUTINE 
37 0007 D~ SEL RBl ;SWITCH TO ALT REGS AND SAVE A 
38 0008 AF MOV R7,A 
3~ 0009 E4 F4 JMP CTINT ;SERVICE TIMER INTERRUPT 
40 
41 . 
* JUMP TABLE FOR ENTRY INTO MONITOR ROUTINES 42 . 
• 43 
44 ; 
45 OOOB 04 2B JTBL: JMP CIN ;CHARACTER INPUT ROUTINE 
46 OOOD 64 4D JMP CINP ;CHARACTER INPUT WITH PARITY ROUTINE 
47 OOOF 04 3A JMP COUT ;CHARACTER OUTPUT ROUTINE 
48 0011 44 5C JMP PROMPT ;ENTER MONITOR WITH NO ERROR 
49 0013 44 ec JMP CTA ;CONNECT TO ARBI~RATOR 
50 001~ 44 B4 JMP DCNT ;DISCONNECT FROM NETWORK 
51 0017 44 BF JMP CNNT ;CONNECT TO SPEECIFIED NODE 
t;2 0019 44 E1 JMP WFCNT ;WAIT FOR CONNECT TO SPECIFIED NODE 
53 OOlB 64 17 JMP DC NTH ;DISCONNECT FROM NETWORK WITH HANDSHAKIN 
54 001D 64 22 JMP CNTH ;CONNECT TO SPECIFIED NODE WITH HANDSHAK 
55 001F 64 3F JMP WFCNTH ;WAIT FOR CONNECT WITH HANDSHAKING 
56 0021 64 5A JMP OUT NOD ;OUTPUT BYTES TO OTHER NODE PROCESSOR 
57 0023 64 79 JMP INNOD ;INPUT BYTES FROM OTHER NODE PROCESSOR 
58 0025 64 8E JMP OUT RES ;OUPUT RESPONSE TO OTHER NODE PROCESSOR 
59 0027 64 97 JMP INEX ;INPUT BYTE FROM EXTERNAL PORT 
60 0029 64 AF JMP OUT EX ;OUTPUT BYTE FROM EXTERNAL PORT 
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62 
63 
64 ; • CIN - GETS CHARACTER FROM USART TO A REGISTER 
65 . ALTERS - A P2 
• 66 ; CALLS - NONE 
67 : CALL DEPTH - 0 
68 
69 
70 0029 9A F1 CIN: ANL P2,.USA9 
71 002D 8A 01 ORL P2,•US09 ;ADDRESS STATUS OF USART PORT 
72 002F 80 CIN05 : MOVX A,8RO ;READ USART STATUS 
73 0030 53 02 ANL A,#RDRDY ;IS CHARACTER IN? 
74 0032 C6 2F JZ CIN05 ;LOOP TILL CHARACTER 
75 00:>4 9A FO ANL P2,•UDA9 ;ADDRESS DATA OF USART PORT 
76 0036 80 HOVX A,ttRO ;PUT DATA IN ACCUHILATOR 
77 0037 53 7F ANL A,•7FH ;MASK PARITY 
78 0039 83 RET 
79 
80 
81 ; • COUT - OUTPUTS CHARACTER IN A REGISTER TO USART 
82 ; ALTERS - R2 P2 
83 ; CALLS - NONE 
04 : CALL DEPTH - 0 
8ti 
86 ; 
87 003A 9A F1 COUT : ANL P2,•USA9 
88 003C OA 01 ORL P2,.US09 ;ADDRESS STATUS OF USART PORT 
89 003E AA HOV R2,A ;SAVE CHARACTER IN R2 
90 003F 80 COUT05: MOVX A,8RO ;READ USART STATUS 
91 0040 53 01 ANL A,.TRRDY ;IS TRANSMITTER READY 1 
92 0042 C6 3F JZ COUT05 
93 0044 9A FO ANL P2,#UDA9 ;POINT TO DATA 
94 0046 FA MOV A,R2 ;GET CHARACTER TO A REGISTER 
95 0047 90 MOVX 8RO,A ;OUTPUT CHARACTER 
96 0048 83 RET 
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98 
99 ; 
* 
I NHEX - GETS CliARACTER FROM USART AND CONVERTS TO HEX 
100 ; RETURNS HEX IN A REGISTER 
101 ; RETURNS WITH FO SET IF NOT VALID HEX CHARACTER 
102 ; ALTERS 
- A R2 P2 FO 
103 ; CALLS 
- CIN COUT 
104 ; CALL DEPTH - 1 
105 
106 ; 
107 0049 8~ INHEX: CLR FO 
108 004A 14 2B CALL CIN 
109 004C 14 3A CALL COUT 
110 004E 03 C6 ADD A,#OC6H 
11 1 0050 F6 ~7 JC INHO~ 
112 0052 03 OA ADD A,#OAH 
113 0054 E6 63 JNC INH10 
114 0056 83 RET 
115 0057 FA INHO~ : MOV A,R2 
116 0058 03 B9 ADD A,#OB9H 
117 005A F6 63 JC INH10 
118 005C 03 06 ADD A,#06H 
119 005E E6 63 JNC INH10 
120 0060 03 OA ADD A,#OAH 
121 0062 83 RET 
122 0063 95 INH10: CPL FO 
123 0064 83 RET 
124 
125 
126 ; * OUTHEX - OUTPUTS THE LOWER FOUR BITS OF THE A REGISTER AS HEX CHAR. 
127 ; ALTERS - A R2 P2 
128 ; CALLS - NONE 
129 ; CALL DEPTH - 0 
130 
131 
132 0065 53 OF OUTHEX : ANL A,#OFH ;MASK OFF UPPER FOUR BITS 
133 0067 AA MOV R2,A ;SAVE IN R2 
134 0068 03 F6 ADD A,#OF6H ;SUBTRACT 10 
135 006A F6 71 JC OH05 ; IF NOT LESS THAN 9 JUMP 
136 006C FA MOV A,R2 ;GET HEX 
137 006D 03 30 ADD A,:U30H ;ADD 30H TO MAKE ASCII NUMBER 
138 0061'" 04 3A JMP COUT ; JUMP TO COUT, RETURN FROM THERE 
LINE ADDR B1 B2 B3 B4 ERROR 
140 
141 
142 
143 
144 
145 
146 
147 
148 
149 
150 
151 
152 
153 
154 
155 
156 
157 
158 
159 
160 
161 
162 
163 
164 
165 
166 
167 
168 
169 
170 
171 
172 
173 
174 
175 
176 
177 
178 
179 
180 
181 
182 
0071 
0072 
0074 
0076 
0078 
007A 
007B 
007C 
007E 
0080 
0081 
0082 
0083 
0084 
0085 
0086 
0087 
0088 
0089 
008A 
008C 
008D 
008F 
0090 
0092 
FA 
03 37 
04 3A 
14 49 
86 85 
47 
AB 
14 49 
86 85 
48 
AB 
2F 
6F 
2F 
83 
2F 
6F 
2F 
AB 
53 FO 
47 
14 65 
FB 
53 OF 
04 65 
OH05: MOV 
; 
ADD 
JMP 
* I NBYTE -
INBYTE: CALL 
JFO 
SWAP 
MOV 
CALL 
JFO 
ORL 
MOV 
XCH 
ADD 
XCH 
IB05: RET 
* OUTBYTE 
OUTBYTE:XCH 
ADD 
XCH 
MOV 
ANL 
SWAP 
CALL 
MOV 
ANL 
JMP 
8048 MACRO ASSEMBLER VER 2.0 PAGE 
;GET HEX 
;ADJUST FOR ASCII LETTER 
A,R2 
A,#037H 
COUT ;JUMP TO COUT, RETURN FROM THERE 
~ 
GETS TWO ASCII CHARS FROM PORT AND PACKS INTO A REGISTER 
ALTERS - A R2 R3 R7 P2 
CALLS - INHEX CIN COUT 
CALL DEPTH - 2 
OUTPUTS UPDATED CHECKSUM IN R7 
INHEX 
1805 
A . 
R3,A 
INHEX 
1805 
A,R3 
R3,A 
A,R7 
A,R7 
A,R7 
;GET A HEX CHAR 
;IF INVALID, EXIT 
;STORE IN UPPER OF R3 
;GET SECOND HEX 
;OR TOGETHER THE TWO HEX CHARS. 
;STORE IN R3 
;UPDATE CHECKSUM 
-OUTPUTS BYTE IN A REGISTER AS TWO ASCII CHARS. 
ALTERS - A R2 R3 R7 P2 
CALLS - OUTHEX 
CALL DEPTH - 1 
OUTPUTS UPDATED CHECKSUM IN R7 
A,R7 
A,R7 
A,R7 
R3,A 
A,#OFOH 
A 
OUT HEX 
A,R3 
A,#OFH 
OUT HEX 
;UPDATE CHECKSUM 
;SAVE IN R3 
;MASK OFF FIRST HEX 
;PRINT FIRST HEX 
;GET BYTE 
;MASK OFF SECOND HEX 
;JUMP TO OUTHEX, RETURN FROM THERE 
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184 
185 
186 ; * CRLF - OUTPUTS A CARRIAGE RETURN LINE FEED TO THE SERIAL PORT 
187 ; ALTERS - A 
188 ; CALLS - COUT 
189 : CALL DEPTH - 1 
190 
191 i 
192 0094 23 OD CRLF: MOV A, #CR 
193 0096 14 3A CALL COUT 
194 0098 23 OA MOV A,#LF 
195 009A 14 3A CALL COUT 
196 009C 83 RET 
197 
198 
199 ; 
* 
INAD - GETS TliREE HEX DIGITS FROM INPUT STREAM AND RETURNS 
200 i WITH TWELVE BIT ADDRESS/DATA IN R3 AND R4 
201 i FO IS SET IF FIRST CHARACTER IS TERMINATOR 
202 ; TERMINATOR IS RETURNED IN R2 
203 ; ALTERS - A R2 R3 R4 R7 P2 FO 
204 i CALLS - FILL INHEX CIN COUT 
205 : CALL DEPTH - 3 
206 
207 
208 009D 27 INAD : CLR A 
209 009E AB MOV R3,A 
210 009F AC MOV R4,A 
211 OOAO 14 AC ADO~: CALL FILL ;GET NEXT CHAR AND SHIFT INTO R3:R4 
212 OOA2 B6 AB JFO AD20 ;EXIT IF TERMINATOR IS FIRST CHAR 
213 .OOA4 14 AC ADlO : CALL FILL ;GET SUBSEQUENT CHARS 
214 OOA6 B6 AA JFO AD15 ;EXIT IF TERMINATOR 
215 OOA8 04 A4 JMP AD10 ;LOOP TILL TERMINATOR 
216 OOAA 85 AD1~ : CLR FO ;EXIT NORMALLY 
217 OOAB 83 AD20: RET ;EXIT IF FIRST CHAR TERMINATOR 
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219 
220 j * FILL - GETS ONE HEX NUMBER AND SHIFTS IT INTO THE 12 BIT NUMBER IN R 
221 j ALTERS 
- A R2 R3 R4 R7 P2 FO 
222 j CALLS - INHEX CIN COUT 
223 j CALL DEPTH - 2 
224 
225 
226 OOAC 14 49 FILL: CALL INHEX ;GET NEXT CHAR 
227 OO.~E B6 BC JFO FlO~ ;RETURN IF TERMINATOR 
228 OOBO AF MOV R7,A ;STORE IN R7 
229 OOB1 FC MOV A,R4 ;GET LOW EIGHT BITS 
230 OOB2 47 SWAP A 
231 OOB3 53 OF ANL A,#OFH ;PUT HIGH NIBBLE INTO R3 
232 OOB5 AB MOV R3,A 
233 OOB6 FC MOV A,R4 ;GET LOW EIGHT 
234 OOB7 47 SWAP A 
235 OOB8 53 FO ANL A,#OFOH 
236 OOBA 4F ORL A,R7 
237 OOBB AC MOV R4,A 
238 OOBC 83 FI05: RET 
239 
240 
241 j * XREAD - READS EXTERNAL MEMORY 
242 j LOWCADDRESS) IN RO 
243 j HIGH< ADDRESS) IN R6 
244 j CONTENTS READ INTO A REGISTER 
245 j ALTERS 
- A R6 P2 
246 ; CALLS 
- NONE 
247 ; CALL DEPTH - 0 
248 
249 
250 OOBD FE XREAD: MOV A,R6 
251 OOBE 53 OF ANL A,#OFH ;GET HIGHCADDRESS) 
252 ooco AE MOV R6,A 
253 OOC1 9A FO ANL P2,#0FOH 
254 OOC3 OA IN A,P2 
255 OOC4 4E ORL A,R6 
256 OOC5 3A OUTL P2,A ;PUT HIGHCADDRESS) ON ADDRESS BUS 
257 OOC6 80 MOVX A,@RO ;READ DATA 
258 OOC7 83 RET 
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260 
~61 ; * XWRITE - WRITES DATA IN A REGISTER TO EXTERNAL MEMORY 
262 ; LOW(AODRESS) IN RO 
263 ; HIGH(AODRESS) IN R6 
264 ; ALTERS - R2 R3 R6 P2 
265 ; CALLS - NONE 
266 ; CALL DEPTH - 0 
267 ; 
268 00(;6 2E XWRITE: XCH A,R6 ;SAVE DATA IN R6 
269 OOC9 53 OF ANL A,#OFH 
270 ooca 9A FO ANL P2,#0FOH 
271 OOCD AB MOV R3,A 
272 OOCE OA IN A,P2 
273 OOCF 4B ORL A,R3 
274 0000 3A OUTL P2,A ;HIGH(ADDRESS) TO P2 
275 OOD1 2E XCH A,R6 ;GET DATA BACK 
276 OOD2 90 MOVX I!!RO,A ;WRITE DATA 
277 OOD3 63 RET 
276 
279 
280 ; * SCMD - SUBSTITUTE COMMAND 
261 ; AFFECTS - A RO R2 R3 R4 R6 R7 P2 FO 
262 ; CALLS - INAD OUTHEX OUTBYTE COUT XREAD XWRITE 
283 ; CALL DEPTH - 4 
264 ; 
265 ; 
266 OOD4 44 2A SC25: JMP ERROR 
267 OOD6 14 90 SCMD: CALL INAD ;GET ADDRESS 
266 0006 B6 D4 JFO SC25 ;ERROR EXIT 
289 OOOA FA MOV A,R2 ;GET TERMINATOR 
290 OODB D3 OD XRL A,#CR 
291 OODD 96 D4 JNZ SC25 ;ERROR IF NOT CR 
292 OODF FB MOV A,R3 ;GET MSB OF ADDRESS 
293 OOEO AE MOV R6,A ;PUT IN R6 
294 OOE1 FC MOV A,R4 ;GET LSB OF ADDRESS 
295 OOE2 A6 MOV RO,A ;PUT IN RO 
296 OOE3 14 94 SC05: CALL CRLF 
297 OOE5 FE MOV A,R6 
296 OOE6 14 65 CALL OUT HEX ;PRINT MSB OF ADDRESS 
299 OOE6 F8 MOV A,RO 
300 OOE9 14 86 CALL OUTBYTE ;PRINT LSB OF ADDRESS 
301 OOEB 23 20 MOV A,#SP 
302 OOED 14 3A CALL COUT 
303 OOEF 14 3A CALL COUT ;PRINT TWO SPACES 
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305 OOF1 23 20 SC10 : MOV A,#SP 
306 OOF3 14 3A CALL COUT ;PRINT A SPACE 
307 OOF5 14 BD CALL X READ ;GET CONTENTS OF MEMORY 
308 OOF7 14 86 CALL OUTBYTE ;PRINT CONTENTS 
309 OOF9 23 20 MOV A,#'-' 
310 OOFB 14 3A CALL COUT 
311 OOFD 14 90 CALL INAD ;GET SUBSTITUTION 
312 OOFF B6 04 JFO SC15 ;JUMP IF NO SUBSTITUTION 
313 0101 FC MOV A,R4 ;GET LSB OF DATA TO A REGISTER 314 0102 14 C8 CALL XWRITE ;REPLACE MEMORY 
315 0104 FA SC15 : MOV ~.R2 
316 0105 D3 OD XRL A,#CR ;WAS TERMINATOR CR? 
317 0107 C6 1F JZ SC20 ; RETURN IF CR 
318 0109 FA MOV A,R2 
319 010A D3 20 XRL A,#SP 
320 010C 96 67 JNZ RC20 ;ERROR IF NOT SP OR CR 
321 010E F8 MOV A,RO 
322 010F 03 01 ADD A,#01H ; I NC ADDRESS 
323 0111 A8 MOV RO,A 
324 0112 FE MOV A,R6 
325 0113 13 00 ADDC A,#OOH 
326 0115 AE MOV R6,A 
327 0116 F8 MOV A,RO 
328 0117 53 07 ANL A,#07H ;WHEN ADDRESS IS 8*N, THEN NEW LINE 329 0119 96 10 JNZ SC30 
330 0118 04 E3 JMP SC05 
331 011D 04 F1 SC30: JMP SC10 
332 011F 83 SC20 : RET 
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334 
335 ; * RDCMD - READS INTEL HEX FILE 
336 ; ALTERS 
- A RO R2 R3 R4 R5 R6 R7 P2 FO 
337 ; CALLS 
- INAD CIN COUT INBYTE XWRITE 
33S ; CALL DEPTH - 4 
339 ; 
340 ; 
341 0120 14 9D RDCMD: CALL INAD ;GET OFFSET 
342 0122 FA MOV A,R2 
343 0123 D3 3A XRL A,•·: I 
344 0125 C6 3B JZ RC10 
345 0127 FA MOV A,R2 
346 012S D3 OD XRL A,#CR 
347 012A 96 67 JNZ RC20 
34S 012C BS 3E MOV RO,#OFST 
349 012E FB MOV A,R3 
350 012F AO MOV ~RO,A ;STORE OFFSET 
351 0130 1S INC RO 
352 0131 FC MOV A,R4 
353 0132 AO MOV l!l'RO,A 
354 0133 14 2B RC05: CALL CIN 
355 0135 14 3A CALL COUT 
356 0137 D3 3A XRL A,#': • 
357 0139 96 33 JNZ RCO!S ;LOOP TILL RECORD MARK 
35S 0138 27 RC10: CLR A 
359 013C AF MOV R7,A ;CLEAR CHECKSUM 
360 013D 14 76 CALL INBYTE ;GET LENGTH 
361 013F AD MOV R5,A ;STORE LENGTH IN R5 
362 0140 14 76 CALL INBYTE ;GET MSB OF ADDRESS 
363 0142 AE MOV R6,A ;STORE IN R6 
364 0143 14 76 CALL INBYTE ;GET LSB OF ADDRESS 
365 0145 AS MOV RO,A ;STORE IN RO 
366 0146 14 76 CALL INBYTE ;GET RECORD TYPE 
367 014S 96 69 JNZ RC25 ;EXIT IF END OF FILE 
36S 014A B9 3F MOV R1,#0FST+1 
369 014C F1 MOV A,~R1 ;GET LSB OF OFFSET 
370 014D 6S ADD A,RO 
371 014E AS MOV RO,A ;ADD OFFSET TO ADDRESS 
372 014F C9 DEC R1 
373 0150 F1 MOV A,~R1 ;GET MSB OF OFFSET 
374 0151 7E ADDC A,R6 ; ADD OFFSET TO ADDRESS 
375 0152 AE MOV R6,A 
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377 0153 14 76 RC1~: CALL INBYTE ;READ DATA FROM PORT 
378 0155 14 C8 CALL XWRITE ;WRITE DATA INTO MEMORY 
379 0157 F8 MOV A,RO ;INCREMENT ADDRESS 
380 0158 03 01 ADD A,#01H 
381 015A AS MOV RO,A 
382 0158 FE MOV A,R6 
383 015C 13 00 ADDC A,#OOH 
384 015E AE MOV R6,A ;REPLACE ADDRESS 
385 015F ED 53 DJNZ R5,RC15 ;LOOP IF CHARACTERS LEFT 
386 0161 14 76 CALL INBYTE ;GET CHECKSUM 
387 0163 27 CLR A 
388 0164 6F ADD A,R7 
389 0165 C6 33 JZ RC05 
390 0167 44 2A RC20: JMP ERROR ;EXIT IF BAD CHECKSUM 
391 0169 14 76 RC25: CALL INBYTE ;READ CHECKSUM FOR END OF FILE RECORD 
392 0168 83 RET 
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394 
395 ; * WRITE - WRITES MEMORY TO USART IN INTEL HEX FORMAT 
396 ; ALTERS 
- A ~0 R1 R2 R3 R4 R5 R6 R7 P2 FO 
397 ; CALLS - INAD CRLF COUT OUTBYTE XREAD 
398 ; CALL DEPTH - 4 
399 
400 ; 
401 016C 14 9D WRCMD: CALL INAD ;GET STARTING ADDRESS 
402 016E B6 F8 JFO WR3~ 
403 0170 FB MOV A,R3 ;PUT STARTING ADDRESS INTO RO:R6 
404 0171 AE MOV R6,A 
405 0172 FC MOV A,R4 
406 0173 A8 MOV RO,A 
407 0174 FA MOV A,R2 ;GET TERMINATOR 
408 0175 D3 20 XRL A,#SP ;IF SPACE THEN END ADDRESS 
409 0177 C6 8D JZ WRO~ 
410 0179 FA MOV A,R2 
411 017A D3 ~3 XRL A,#'S' ;IF'S' THEN SWATH 
412 017C 96 F8 JNZ WR3~ ;IF NOT SP OR'S' THEN ERROR 
413 017E 14 9D CALL INAD ;GET SWATH 
414 0180 B6 F8 JFO WR3~ 
415 0182 FA MOV A,R2 
416 0183 D3 OD XRL A,#CR 
417 0185 96 F8 JNZ WR35 ;IN TERMINATOR NOT CR, THEN ERROR 
418 0187 FC MOV A,R4 ;PUT R3 : R4 INTO R4:R5 
419 0188 AD MOV R5,A 
420 018~ FB MOV A,R3 
421 018A AC MOV R4,A 
422 018B 24 A5 JMP WR10 
423 018D 14 9D WR05: CALL INAD ;GET END ADDRESS 
424 o ·I8F B6 F8 JFO WR35 
425 0191 FA MOV A,R2 
426 0192 D3 OD XRL A,#CR 
427 0194 96 F8 JNZ WR35 ;ERROR IF TERMINATOR NOT CR 
428 0196 FE MOV A, R6 ;SUBTRACT START ADDRESS FROM END ADDRESS 
429 0197 37 CPL A ;AND PUT RESULT IN SWATH REGISTERS R4:R~ 
430 0198 17 INC A 
431 0199 A9 MOV R1,A 
432 019A F8 MOV A,RO 
433 019B 37 CPL A 
434 019C 17 INC A 
435 019D 17 INC A 
436 019E 6C ADD A,R4 
437 019F AD MOV R5,A 
436 01AO F9 MOV A,R1 
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440 01A1 7B ADDC A,R3 
441 01A2 AC MOV R4,A 
442 01A3 E6 F8 JNC WR35 
443 01A5 14 94 WR10: CALL CRLF ;POSITION TO NEW LINE 
444 01A7 23 3A MOV A,#':' 
445 01A9 14 3A CALL COUT ;PRINT RECORD MARK 
446 01AB 27 CLR A 
447 01AC AF MOV R7,A ;CLEAR CHECKSUM 
448 01AD FD MOV A,R5 ;GET LSBCSWATH) 
449 01AE 03 FO ADD A,#OFOH ;SUBTRACT SIXTEEN 
450 01BO AD MOV R5,A ;REPLACE SWATH 
451 01B1 FC MOV A,R4 ;GET MSBCSWATH> 
452 01B2 13 FF ADDC A,#OFFH 
453 01B4 AC MOV R4,A ;REPLACE SWATH 
454 0165 E6 BB JNC WR15 ;IF LESS THAN SIXTEEN LEFT, JUMP 
455 01B7 23 10 MOV A,#10H ;SET A REGISTER TO 11 
456 01B9 24 co JMP WR20 
457 01BB 27 WR15: CLR A 
458 01BC AC MOV R4,A ;CLEAR MSBCSWATH) 
459 01BD 2D XCH A,R5 ;GET REMAINDER AND CLEAR LSB(SWATH) 
460 01BE 03 10 ADD A,#10H ;ADD 16 TO REMAINDER 
461 01CO C6 E5 WR20: JZ WR30 ;IF NONE LEFT, WRITE END OF FILE 
462 01C2 A9 MOV R1, A ;STORE COUNT IN R1 
463 01C3 14 86 CALL OUTBYTE ;PRINT BYTE COUNT 
464 01C5 FE MOV A,R6 ;GET MSBCADDRESS) 
465 01C6 14 86 CALL OUTBYTE ;PRINT MSBCADDRESS) 
466 01C8 F8 MOV A,RO 
467 01C9 14 86 CALL OUTBYTE ;PRINT LSB(ADDRESS) 
468 01CB 27 CLR A 
469 . 01CC 14 86 CALL OUTBYTE ;PRINT RECORD TYPE 
470 OICE 14 BD WR25: CALL X READ ;READ CONTENTS OF MEMORY 
471 01DO 14 86 CALL OUTBYTE ;PRINT DATA 
472 01D2 28 XCH A,RO ;POINT TO NEXT ADDRESS 
473 01D3 03 01 ADD A,#01H 
474 01D5 28 XCH A,RO 
475 01D6 2E XCH A,R6 
476 01D7 13 00 ADDC A,#OOH 
477 01D9 53 OF ANL A,#OFH 
478 01DB 2E XCH A,R6 
479 OlDC E9 CE DJNZ R1,WR25 ;LOOP TILL LINE OUTPUTED 
480 01DE FF MOV A,R7 ;GET CHECKSUM 
481 01DF 37 CPL A 
482 OlEO 17 INC A 
483 01E1 14 86 CALL OUTBYTE ;PRINT CHECKSUM 
484 01E3 24 A5 JMP WR10 ; NEXT LINE 
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486 01E!5 27 WR30: CLR A 
487 01E6 14 86 CALL OUTBYTE ;PRINT RECORD LENGTH 
488 01E8 27 CLR A 
489 01E9 14 86 CALL OUTBYTE ;PRINT ADDRESS 
490 OlEB 27 ' CLR A 
491 OIEC 14 86 CALL OUTBYTE 
492 OIEE 23 01 MOV A,#01H 
493 01FO 14 86 CALL OUTBYTE ;PRINT RECORD TYPE 
494 OIF2 FF MOV A,R7 
495 01F3 37 CPL A 
496 01F4 17 INC A 
497 01F5 14 86 CALL OUTBYTE 
498 01F7 83 RET 
499 01F8 44 2A WR3!5: JMP ERROR 
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~01 
~02 ; * EXECUTE - EXECUTE COMMAND 
~03 ; ALTERS 
- A ~0 R2 R3 R4 R7 P2 FO 
504 ; CALLS 
- INAD 
505 . CALL DEPTH - 4 
' 506 
507 ; 
508 01FA 14 9D EXEC: CALL INAD ;GET ADDRESS 
509 01FC 86 F8 JFO WR35 ;ERROR IF WRONG FORMAT 
510 01FE FA MOV A,R2 
511 01FF D3 OD XRL A,#CR ;TERMINATOR=CR? 
512 0201 96 2A JNZ ERROR 
513 0203 OA IN A,P2 
514 0204 53 FO ANL A,#OFOH 
515 0206 43 07 ORL A,#.HIGH.CLINST 
516 0208 3A OUTL P2,A 
517 0209 F8 MOV A,R3 
518 020A 72 10 J83 EX05 
519 020C 23 E5 MOV A,#OE5H ; SEL MBO COMMAND 
520 020E 44 12 JMP EX10 
521 0210 23 F5 EX05: MOV A,#OF5H ;SEL MB1 COMMAND 
522 0212 88 FA EX10: MOV RO,#,LOW.CLINST 
523 0214 90 MOVX 8RO,A ;STORE SEL MB COMMAND 
524 0215 F8 MOV A,R3 
525 0216 47 SWAP A 
526 0217 97 CLR c 
527 0218 F7 RLC A 
528 0219 43 14 ORL A,#14H ;CREATE CALL INSTRUCTION 
529 0218 18 INC RO ;STORE AT LOCATION CLINST+1 
530 021C 90 MOVX 8RO,A 
531 021D 18 INC RO ;POINT TO NEXT LOCATION 
532 021E FC MOV A,R4 
533 021F 90 MOVX 8RO,A ;STORE PAGE ADDRESS 
534 0220 18 INC RO 
535 0221 23 44 MOV A,#44H 
536 0223 90 MOVX 8RO,A ;STORE RETURN INSTRUCTION 
537 0224 18 INC RO 
538 0225 23 30 MOV A,#.LOW.ERO~ 
539 0227 90 MOVX 8RO,A 
540 0226 E4 FA JMP CLINST ;JUMP TO CALL INSTRUCTION 
LINE ADDR 81 82 83 84 ERROR 
542 
543 
544 
545 
546 
547 
548 
549 
550 
551 
552 
553 
554 
555 
556 
557 
558 
559 
560 
561 
562 
563 
564 
565 
566 
567 
568 
569 
570 
571 
572 
573 
574 
575 
576 
577 
578 
579 
580 
581 
582 
583 
584 
022A 
022C 
022E 
0230 
0232 
0233 
0235 
0237 
0238 
023A 
0238 
023D 
023E 
0240 
0241 
0243 
0244 
0245 
0247 
0249 
024A 
024C 
024E 
0250 
0252 
0254 
0256 
0258 
025A 
23 3F 
14 3A 
14 94 
23 08 
D7 
44 5C 
23 DO 
3A 
23 51 
3A 
23 CE 
90 
23 25 
90 
9A FE 
80 
OA 
53 10 
96 4C 
F5 
04 00 
14 94 
14 94 
23 20 
14 3A 
23 55 
14 3A 
23 50 
14 3A 
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• ERROR -MON I TOR EI'ITRY PO I NT WITH ERROR 
; 
ERROR: MOV 
CALL 
CALL 
ER05: MOV 
MOV 
JMP 
A,•ERCR 
COUT 
CRLF 
A,.08H 
PSW , A 
PROMPT 
* INIT - INITIALIZATION ROUTINE UPON START UP, RESET OR INTERRUPT RETU 
• I NIT : MOV 
OUTL 
MOV 
OUTL 
MOV 
MOVX 
MOV 
MOVX 
ANL 
MOVX 
IN 
ANL 
JNZ 
SEL 
JMP 
A,•SRST 
P2,A 
A, •ERST 
P2,A 
A, •MODE 
8RO,A 
A,•CMD 
8RO,A 
P2,.0FEH 
A,8RO 
A,P2 
A, •10H 
SGNON 
M81 
PROG 
* SIGNON - MONITOR START UP 
SGNON: CALL 
CALL 
MOV 
CALL 
MOV 
CALL 
MOV 
CALL 
CRLF 
CRLF 
A,•SP 
COUT 
A,•·u· 
COUT 
A,••p • 
COUT 
;RESET USART 
;USART MODE WORD 
;SEND USART MODE WORD 
;USART COMMAND WORD 
;SEND USART COMMAND WORD 
;READ USART ONCE 
;SEE IF MONITOR OR PROGRAM SHOULD BE ENT 
;EXECUTE MONITOR 
;EXECUTE USER PROGRAM STARTING AT 800H 
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~86 
~87 ; • PROMPT - MONITOR ENTRY POINT WITH NO ERROR 
588 
~89 ; 
590 02~C 14 94 PROMPT: CALL CRLF 
~91 025E 23 3A MOV A,•PRMPT 
592 0260 14 3A CALL COUT 
593 
~94 
~9~ ; • COMMAND - INPUT MONITOR COMMAND FROM SERIAL LINK AND EXECUTE 
596 
597 ; 
~98 0262 14 28 COMO: CALL CIN 
~99 0264 14 3A CALL COUT 
600 0266 AC MOV R4,A 
601 0267 03 ~3 XRL A,•·s· 
602 0269 96 6F JNZ CMDO~ 
603 0268 14 06 CALL SCMD 
604 0260 44 ~c JMP PROMPT 
605 026F FC CMDO~: MOV A,R4 
606 0270 03 ~2 XRL A,•'R' 
607 0272 96 78 JNZ CMD10 
608 0274 34 20 CALL RDCMD 
609 0276 44 5C JMP PROMPT 
610 0278 FC CMD10: MOV A,R4 
611 0279 03 57 XRL A,•·w· 
612 0278 96 81 JNZ CMD1~ 
613 0270 34 6C CALL WRCMD 
614 027F 44 5C JMP PROMPT 
615 0281 FC CMD1~: MOV A,R4 
616 0282 03 47 XRL A,•·a· 
617 0284 96 8A JNZ CMD20 
618 0286 :S4 FA CALL EXEC 
619 0288 44 5C JMP PROMPT 
620 028A 44 2A CMD20: JMP ERROR 
LINE ADDR B1 B2 B3 B4 ERROR 
622 
623 
624 
625 
626 
627 
628 
629 
630 
631 
632 
633 
634 
635 
636 
637 
638 
639 
640 
641 
642 
643 
644 
645 
646 
647 
648 
649 
650 
651 
652 
653 
654 
655 
656 
657 
658 
659 
660 
661 
662 
663 
664 
665 
666 
667 
668 
028C 
028E 
0290 
0292 
0294 
0296 
0297 
0299 
029B 
029C 
029E 
02AO 
02A1 
02A3 
02A4 
54 AA 
9A BF 
56 90 
8A 40 
54 AA 
83 
9A F1 
8A 01 
80 
53 02 
96 AI 
83 
9A FO 
80 
83 
8048 MACRO ASSEMBLER VER 2.0 
REQUEST BYTES 
2N - REQUEST STATUS OF NODE N 
3N,OP- CONNECT - TO NODE N WITH PRIORITY P 
4X - DISCONNECT FROM NETWORK 
ACKNOWLEDGE BYTES 
PAGE 18 
2N,OP - STATUS ACK, NODE IS LISTENING TO NODE N WITH PRIORITY P 
3N - CONNECT TO NODE N 
4X - DISCONNECT 
5N - CONNECT NOT POSSIBLE, NODE BUSY 
6N - STATUS ACK, NO NODE 
7N - CONNECT NOT POSSIBLE, NO NODE 
AP - CONNECT POSSIBLE, NODE P WILL BE INTERRUPTED 
* CTA - CONNECT TO ARBITRATOR 
CTA: 
CA05: 
CALL 
ANL 
JT1 
ORL 
CALL 
RET 
ALTERS - A P2 
CALLS - WFT 
CALL DEPTH - 1 
WFT 
P2,.0BFH 
CAmS 
P2,•40H 
WFT 
;REQUEST ARBITRATOR 
;LOOP UNTIL .ACKNOWLEDGE 
;RESET REQUEST 
;WAIT FOR END OF TRANSMISSION 
* CHKIN - CHECKS INPUT FROM USART 
' CHKIN: ANL 
ORL 
MOVX 
ANL 
JNZ 
RET 
CIN5: ANL 
MOVX 
RET 
ALTERS - A P2 
CALLS - NONE 
CALL DEPTH - 0 
P2,.USAB 
P2,.USOB 
A,8RO 
A,•RDRDY 
CIN5 
P2,.UDAB 
A,8RO 
;READ USART STATUS 
;JUHP IF CHAR IN 
;EXIT IF NO CHAR 
;READ CHARACTER 
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670 
671 ; • GNSP - GETS CHAR FROM INPUT, LOOPS UNTILL NON-SPACE 
672 ; ALTERS - A P2 
673 ; CALLS - CHKIN 
674 ; CALL DEPTH - 1 
675 
676 ; 
677 02A5 54 97 GNSP: CALL CHKIN ;CHECK INPUT 
678 02A7 C6 A5 JZ GNSP ;LOOP IF NULL 
679 02A9 83 RET 
680 
681 
682 ; • WFT -WAIT FOR END OF TRANSMISSION 
683 ; ALTERS - A P2 
684 ; CALLS - NONE 
685 : CALL - 0 
686 
687 ; 
688 02AA 9A F1 WFT: ANL P2,.USA8 
689 02AC 8A 01 ORL P2,•US08 
690 02AE 80 WT05: MOVX A,8RO 
691 02AF 53 04 ANL A,.TXE ;MASK TRANSMITTER EMPTY 
692 0281 C6 AE JZ WT05 
693 0283 83 RET 
LINE ADDR B1 B2 B3 B4 ERROR 
695 
696 
697 
698 
699 
700 
701 
702 
703 
704 
705 
706 
707 
708 
709 
710 
711 
712 
713 
714 
715 
716 
717 
718 
719 
720 
721 
722 
723 
724 
725 
726 
727 
728 
729 
730 
731 
732 
733 
734 
735 
02B4 
02B6 
02B8 
02BA 
02BC 
02BE 
02BF 
02C1 
02C2 
02C4 
02C6 
02C8 
02C9 
02CB 
02CD 
02CE 
02DO 
02D2 
02D4 
02D6 
02D7 
02D9 
02DA 
02DC 
02DE 
02EO 
54 8C 
23 40 
14 3A 
54 A5 
46 BC 
83 
54 8C 
FF 
53 OF 
43 30 
14 3A 
FE 
14 3A 
54 A5 
AB 
53 FO 
D3 30 
96 D7 
46 D4 
83 
54 B6 
FB 
53 FO 
D3 AO 
C6 BF 
83 
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• DCNT - DISCONNECT NODE FROM NETWORK WITH 'NO HANDSHAKING 
i 
DCNT: 
DCN05: 
DCN10: 
CALL 
MOV 
CALL 
CALL 
JNT1 
RET 
ALTERS - A R2 P2 
CALLS - CTA COUT GNSP 
CALL DEPTH - 2 
CTA 
A,•40H 
COUT 
GNSP 
DCN10 
;REQUEST ARBITRATOR 
;DISCONNECT BYTE 
;GET RESOPNSE 
;WAIT FOR END OF ACKNOWLEDGE 
• CNNT - CONNECT TO PORT IN REG R7, PRIORITY IN R6 
• CNNT: CALL 
MOV 
ANL 
ORL 
CNNT03: CALL 
MOV 
CALL 
CALL 
MOV 
CNNT05: ANL 
XRL 
JNZ 
CNNT07: JNT1 
RET 
ALTERS - A R2 R3 P2 
CALLS - CTA COUT GNSP DCNT 
CALL DEPTH - 3 
CTA 
A,R7 
A,•OFH 
A,•30H 
COUT 
A,R6 
COUT 
GNSP 
R3,A 
A,•OFOH 
A,•30H 
CNNT10 
CNNT07 
;REQUEST ARBITRATOR 
;GET REQUESTED PORT NUMBER 
;REQUEST TO CONNECT TAG 
;SEND REQUEST 
;SEND PRIORITY TO ARBITRATOR 
;GET RESPONSE, WAIT FOR NON-NULL 
;STORE RESPONSE IN R3 
;MASK OFF LOWER NIBBLE 
;COMPARE TO SUCCESSFUL ACKNOWLEDGE 
;JUMP IF NO SUCCESS 
;WAIT FOR END OF ACKNOWLEDGE 
;DISCONNECT FROM ARBITRATOR 
20 
CNNT10: CALL 
MOV 
ANL 
XRL 
JZ 
RET 
DCN05 
A,R3 
A,.OFOH 
A,•OAOH 
CNNT 
;SEE IF REQUESTED NODE WILL BE INTERRUPT 
;MASK OFF LOWER NIBBLE 
;COMPARE TO INTERRUPT ACKNOWLEDGE 
;REQUEST INTERRUPTED NODE 
;RETURN TO USER ROUTINE 
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737 
738 ; * WFCNT - WAIT TO CONNECT TO PORT IN R7, PRIORITY IN R6 
739 ; ALTERS - A RO R2 R3 P2 
740 ; CALLS 
- CNNT DELAY 
741 . CALL DEPTH - 4 • 742 
743 : 
744 02E1 :54 8F WFCNT: CALL CNNT 
745 02E3 F8 WFCO:S: MOV A,R3 ;CHECK RESPONSE TO SEE IF SUCCESSSFUL 
746 02E4 :53 FO ANL A,•OFOH 
747 02E6 D3 30 XRL A,•30H 
748 02E8 96 E8 JNZ WFC10 ;JUMP TO RET IF SUCCESSFUL 
749 02EA 83 RET 
750 02E8 54 EF WFC10: CALL DELAY 
751 02ED 44 E1 JMP WFCNT 
752 
753 
754 : * DELAY - DELAY INVERSELY PROPORTIONAL TO R6 
755 : ALTERS - A RO R2 R3 
756 : CALLS - NONE 
757 : CALL DEPTH - 0 
758 
759 : 
760 02EF FE DELAY! MOV A,R6 PUT PRIORITY IN R3 
761 02FO 17 INC A 
762 02F1 :53 OF ANL A,•OFH 
763 02F3 A8 MOV R3,A 
764 02F4 9A FO ANL P2,•RNA8 ;GET A RANDOM NUMBER 
765 02F6 8A 02 ORL P2,•RN08 
766 02F8 88 00 MOV RO,.OOH 
767 02FA 80 MOVX A,8RO 
768 02F8 00 HOP 
769 02FC 00 HOP 
770 02FD 00 HOP 
771 02FE 00 HOP 
772 02FF 00 HOP 
773 0300 97 DELA1:5: CLR c ;CLEAR CARRY FLAG 
774 0301 E8 0:5 DJNZ R3,DELA20 
775 0303 64 08 JMP DELA2:5 
776 0305 67 DELA20: RRC A 
777 0306 E8 00 DJNZ R3,DELA1:5 
778 0308 D3 00 DELA25: XRL A,•OOH 
779 030A 96 OD JNZ DELA30 
780 030C 17 INC A 
781 030D A8 DELA30: MOV R3,A 
782 030E 8A FF DELA35: MOV R2,•0FFH 
783 0310 EA 10 DELA40: DJNZ R2,DELA40 
784 0312 E8 15 DJNZ R3,DELA41 
785 0314 83 RET 
786 0315 64 OE DELA41: JMP DELA35 
LINE ADDR B1 B2 B3 B4 ERROR 
788 
789 
790 
791 
792 
793 
794 
795 
796 
797 
798 
799 
800 
801 
802 
803 
804 
805 
806 
807 
808 
809 
810 
811 
812 
813 
814 
815 
816 
817 
818 
819 
820 
821 
822 
823 
824 
0317 
0319 
031B 
031D 
031F 
0321 
0322 
0324 
0325 
0327 
0329 
032B 
032C 
032E 
0330 
0332 
0333 
0335 
0337 
0338 
033A 
033C 
033E 
23 04 
B8 FO 
B9 40 
74 5A 
54 B4 
83 
54 8C 
FF 
53 OF 
43 50 
54 C6 
FB 
53 FO 
D3 30 
96 3E 
FF 
53 OF 
43 30 
A9 
23 64 
B8 FO 
74 5A 
83 
. 
• 
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* DCNTH - DISCONNECT NODE FROM NETWORK WITH HANDSHAKING 
ALTERS - A RO R1 R2 R4 P2 
CALLS - OUTNOD DCNT 
CALL DEPTH - 2 
PAGE 
DCNTH: HOV A,•04H 
RO,•NODE 
R1,.40H 
OUT NOD 
DCNT 
;SET UP HANDSHAKING BV.TES 
HOV 
MOV 
CALL 
CALL 
RET 
;OUTPUT BYTES, WAIT FOR RESPONSE 
;DISCONNECT FROM NETWORK 
* CNTH - CONNECT TO NODE WITH HANDSHAKING 
. 
• CNTH: CALL 
ALTERS - A RO Rl R2 R3 R4 P2 
CALLS - CTA CNNT OUTNOD 
CALL DEPTH - 3 
CTA ;CONNECT TO ARBITRATOR 
22 
MOV 
ANL 
ORL 
CALL 
A,R7 
A,•OFH 
A,.50H 
CNNT03 
A,R3 
A,•OFOH 
A,•30H 
CNCH10 
A,R7 
A,.OFH 
A,•30H 
Rl,A 
A,.64H 
RO,.NODE 
OUTNOD 
;REQUEST CONNECT TO NODE WITH INTERRUPT 
CNCH05: MOV 
ANL 
XRL 
JNZ 
HOV 
ANL 
ORL 
MOV 
MOV 
MOV 
CALL 
CNCH10: RET 
;SEE IF CONNECT WAS SUCCESSFUL 
; I F NOT, RETURN 
;SET UP HANDSHAKING BYTES 
;OUTPUT BYTES AND WAIT FOR RESPONSE 
LINE ADDR 81 82 83 84 ERROR 
826 
827 
828 
829 
830 
831 
832 
833 033F 74 22 
834 0341 F8 
83~ 0342 ~3 FO 
836 0344 D3 30 
837 0346 96 49 
838 0348 83 
839 0349 ~4 EF 
840 0348 64 3F 
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* WFCNTH - WAIT FOR CONNECT WITH HANDSHAKING 
• WFCNTH: CALL 
WFCHO~: MOV 
ANL 
XRL 
JNZ 
RET 
WFCH10: CALL 
JMP 
ALTERS - A RO R1 R2 R3 R4 P2 
CALLS - CNTH DELAY 
CALL DEPTH - 4 
CNTH 
A,R3 
A,•OFOH 
A,.30H 
WFCH10 
DELAY 
WFCNTH 
;CHECK RESPONSE TO SEE IF SUCCESSFUL 
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842 
843 ; * CINP - GETS CHARACTER FROM USART WITHOUT MASKING PARITY 
844 ; ALTERS 
- A P2 
845 ; CALLS - NONE 
846 . CALL DEPTH - 0 
' 847 
848 
.i 
849 034D 9A F1 CINP: ANL P2,#USAB 
850 034F 8A 01 ORL P2,#USOB ;ADDRESSASTATUSTOF USART PORT 
851 0351 80 CINP05: HOVX A,I!PRO ;READ USART STATUS 
852 0352 53 02 ANL A,#RDRDY ;IS CHARACTER IN? 
853 0354 C6 51 JZ CINP05 ;LOOP TILL CHARACTER 
854 0356 9A FO ANL P2,#UDAB ;ADDRESS DATA OF USART PORT 
855 0358 80 HOVX A,I!PRO ;PUT DATA IN ACCUMULATOR 
856 0359 83 RET 
857 
858 
859 ; * OUTNOD - SEND REQUEST BYTES TO ANOTHER NODE PROCESSOR AND GET RESPON 
860 ; CONTROL BYTE IN A, DEVICE BYTE IN RO, VALUE BYTE IN R1 
861 . ALTERS 
- A RO R1 R2 R4 P2 
' 862 ; CALLS 
- COUT CINP 
863 ; CALL DEPTH - 11 
864 
865 
866 035A AC OUTNOD : HOV R4,A 
867 035B 23 61 ONOD05: HOV A,#61H ;HAKE SURE OTHER NODE IS LISTENING 
868 035D 14 3A CALL COUT 
869 035F 74 4D CALL CINP 
870 0361 D3 61 XRL A,#61H 
871 0363 96 58 JNZ ONOD05 
872 0365 FC HOV A,R4 ;SEND THE THREE BYTES OF INFO 
873 0366 14 3A CALL COUT 
874 0368 F8 HOV A,RO 
875 0369 14 3A CALL COUT 
876 036B F9 HOV A,R1 
877 036C 14 3A CALL COUT 
878 036E 74 4D CALL CINP ;GET THREE BYTES OF RESPONSE 
879 0370 AC HOV R4 , A 
880 0371 74 4D CALL CINP 
881 0373 A8 HOV RO,A 
882 0374 74 4D CALL CINP 
883 0376 A9 HOV R1 ,A 
884 0377 FC HOV A,R4 
885 0378 83 RET 
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887 
888 ; * INNOD - RECEIVE REQUEST BYTES FROM ANOTHER NODE PROCESSOR 
889 ; CONTROL BYTE IN A, DEVICE BYTE IN RO, VALUE BYTE IN R1 
890 ; ALTERS - A RO R1 R2 R4 P2 
891 ; CALLS - CINP COUT 
892 : CALL DEPTH - 1 
893 
894 ; 
895 0379 74 4D INNOD: CALL CINP ;WAIT FOR REQUEST BYTES 
896 037B D3 61 XRL A,#61H 
897 037D 96 79 JNZ INNOD 
898 037F 23 61 MOV A,#61H ;ACKNOWLEDGE REQUESTING PROCESSOR 
899 0381 14 3A CALL COUT 
900 0383 74 4D CALL CINP ;READ IN REQUEST BYTES 
901 0385 AC MOV R4,A 
902 0386 74 4D CALL CINP 
903 0388 A8 MOV RO,A 
904 0389 74 4D CALL CINP 
905 038B A9 MOV R1,A 
906 038C FC MOV A,R4 
907 038D 83 RET 
908 
909 
910 ; * OUTRES - OUTPUT RESPONSE &YTES TO REQUESTING NODE 
911 ; CONTROL BYTE IN A, DEVICE BYTE IN RO, VALUE BYTE IN R1 
912 ; ALTERS - A R2 P2 
913 ; CALLS - COUT 
914 : CALL DEPTH - 1 
915 
916 .. ; 
917 038E 14 3A OUTRES: CALL COUT ;OUTPUT THE THREE BYTE RESPONSE 
918 0390 F8 MOV A,RO 
919 0391 14 3A CALL COUT 
920 0393 F9 MOV A,R1 
921 0394 14 3A CALL COUT 
922 0396 83 RET 
LINE ADDR B1 B2 B3 B4 ERROR 
924 
925 
926 
927 
928 
929 
930 
931 
932 
933 
934 
935 
936 
937 
938 
939 
940 
941 
942 
943 
944 
945 
946 
947 
948 
949 
950 
951 
952 
953 
954 
955 
956 
957 
958 
959 
960 
961 
962 
963 
964 
965 
966 
967 
968 
969 
0397 
0398 
039A 
039C 
039E 
03AO 
03A2 
03A3 
03A5 
03A6 
03A7 
03A9 
03AB 
03AD 
03AE 
03AF 
03B1 
03B3 
03B5 
03B6 
03B7 
03B9 
03BA 
03BC 
03BE 
03CO 
03C1 
03C3 
03C5 
03C6 
09 
53 10 
96 97 
9A F2 
8A 02 
B8 01 
80 
99 FD 
A8 
09 
53 10 
C6 A6 
89 02 
F8 
83 
9A F2 
8A 02 
B8 01 
90 
A8 
99 FE 
09 
53 20 
96 B9 
89 01 
09 
53 20 
C6 CO 
F8 
83 
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• INEX - INPUT A BYTE FROM THE EXTERNAL PORT INTO REGISTER A 
• INEX: IN 
ANL 
JNZ 
ANL 
ORL 
MOV 
MOVX 
ANL 
MOV 
I NEX1 0: IN 
ANL 
JZ 
ORL 
MOV 
RET 
WITH HANDSHAKING 
ALTERS - A RO P1 P2 
CALLS - NONE 
CALL DEPTH - 0 
A,P1 
A,.10H 
INEX 
P2,•EPAB 
P2,.EPOB 
R0,•01H 
A,tltRO 
P1,•0FDH 
RO,A 
A,P1 
A,.10H 
INEX10 
P1,•02H 
A,RO 
;WAIT FOR INPUT DATA TO BE READY 
;SET EXTERNAL PORT ADDRESS 
;READ IN DATA FROM THE EXTERNAL PORT 
;ACTIVATE DATA IN ACKNOWLEDGE 
;WAIT FOR DATA IN READY TO GO INACTIVE 
;DEACTIVATE DATA IN ACKNOWLEDGE 
• OUTEX - OUPUT BYTE IN ACC~LATOR TO THE EXTERNAL PORT 
• OUTEX: ANL 
ORL 
MOV 
MOVX 
MOV 
ANL 
OUTE05: IN 
ANL 
JNZ 
ORL 
OUTE10: IN 
ANL 
JZ 
MOV 
RET 
ALTERS - A RO P1 P2 
CALLS - NONE 
CALL DEPTH - 0 
P2,•EPAB 
P2,•EPOB 
R0,.01H 
tltRO,A 
RO,A 
P1,•0FEH 
A,P1 
A,.20H 
OUTE05 
P1,•01H 
A,P1 
A,.20H 
OUTE10 
A,RO 
;SET UP EXTERNAL PORT ADDRESS 
;OUTPUT DATA TO EXTERNAL PORT 
;ACTIVATE DATA OUT READY 
;WAIT FOR DATA OUT ACKNOWLEDGE· 
;DEACTIVATE DATA OUT READY 
;WAIT FOR DATA OUT ACKNOWLEDGE TO GO fNA 
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971 
972 ; * INTRPT - INTERRUPT ROUTINE 
973 
974 . 
• 975 03C7 8A 20 INTRPT: ORL P2,#20H ;RESET THE INTERRUPT FLAG 
976 03C9 9A OF ANL P2,#0DFH 
977 03CB 54 B4 CALL DCNT 
. 978 03CD B8 08 MOV R0,#08H ;RESET STACK TO RET TO START 
979 03CF B9 09 MOV R1,#09H 
980 0301 BO 05 MOV 8RO,#INITL 
981 0303 B1 00 MOV 8R1,#INITU 
982 0305 23 01 MOV A,#01H ;RESET PSW 
983 0307 07 MOV PSW,A 
984 0308 E5 SEL MBO ;RESET MEMORY BANK 
985 0309 89 FF ORL P1,#0FFH ;RESET EXTERNAL PORT SIGNALS 
986 03DB 93 RETR ;RETURN FROM INTERRUPT ROUTINE TO INIT 
987 03DC END 
ASSEMBLER ERRORS • 0 
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SYMBOL TABLE 
AD05 OOAO AD10 OOA4 AD15 OOAA AD20 OOAB 
CA05 0290 CHKIN 0297 CIN 002B CIN05 002F 
CIN5 02A1 CINP 0340 CINP05 0351 CLINST 07FA 
CMD 0025 CMD05 026F CMD10 0278 CMD15 0281 
CMD20 028A CNCH05 032B CNCH10 033E CNNT 028F 
CNNT03 02C6 CNNT05 02CE CNNT07 0204 CNNT10 0207 
CNTH 0322 COMO 0262 COUT 003A COUT05 003F 
CR 0000 CRLF 0094 CTA 028C CTINT 07F4 
DCN05 0286 DCN10 028C DCNT 0284 DCNTH 0317 
DELA15 0300 DELA20 0305 DELA25 0308 DELA30 0300 
DELA3:5 030E DELA40 0310 DELA41 0315 DELAY 02EF 
EPAB OOF2 EP08 0002 ER05 0230 ERCR 003F 
ERR"R 022A ERST 0051 EX05 0210 EX10 0212 
EXEC 01FA FI05 OOBC FILL OOAC GNSP 02A5 
1805 0085 INAD 009D INBYTE 0076 INEX 0397 
INEX10 03A6 INH05 0057 INH10 0063 INHEX 0049 
I NIT 0235 INITL 0005 INITU 0000 INNOD 0379 
INTRPT 03C7 JTBL 0008 LF OOOA MODE OOCE 
NODE OOFO OFST 003E OH05 0071 ONOD05 035B 
OUT8YT 0086 OUTE05 0389 OUTE10 03CO OUT EX 03AF 
OUT HEX 0065 OUT NOD 035A OUTRES 038E PRMPT . 003A 
PROG 0800 PROMPT 025C RC05 0133 RC10 0138 
RC15 0153 RC20 0167 RC25 0169 RDCMD 0120 
RDRDY 0002 RNAB OOFO RNOB 0002 SC05 OOE3 
SC10 OOF1 SC15 0104 SC20 011F SC25 0004 
SC30 011D SCMD OOD6 SGNON 024C SP 0020 
SRST OODO TRRDY 0001 TXE 0004 UDAB OOFO 
USA8 OOF1 US08 0001 WFC05 02E3 WFC10 02EB 
WFCH05 0341 WFCH10 0349 WFCNT 02E1 wFCNTH 033F 
WFT 02AA WR05 018D WR10 01A5 WR15 0188 
WR20 01CO WR25 01CE WR30 01E5 WR35 01F8 
WRCMD 016C WT05 02AE X READ OOBD XWRITE OOC8 
98 
APPENDIX C 
ARBITRATOR PROCESSOR SOF~iARE LISTING 
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0000 
4000 
200C 
200D 
2001 
2000 
0001 
0004 
0002 
OOCE 
0025 
OOFF 
200C 
200E 
1000 
200D 
2007 
2006 
OOB6 
0008 
3000 
3COO 
3C10 
0700 
3C20 
ARBITRATOR PROCESSOR PROGRAM 
STACK 
RQPO 
RQP1 
URTSTAT 
URTDATA 
TRRDY 
TXEMPTY 
RDRDY 
MODE 
COMAND 
RSTAKB 
ACKPTA 
PRTNUM 
DVPTB 
ARBPA 
CNTSTAT 
CNTPARM 
CNTCNT 
BDCNST 
INTADD 
PRITBL 
REQPRI 
REQTBL 
IRTBL 
ORG 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
OOOOH 
4000H 
200CH 
200DH 
2001H 
2000H 
1 
4 
2 
OCEH 
25H 
OFFH 
200CH 
200EH 
1000H 
200DH 
2007H 
2006H 
OB6H 
8 
3000H 
3COOH 
3C10H 
0700H 
3C20H 
;SYSTEM STACK 
;REQUEST PORT ZERO 
;REQUEST PORT ONE 
;USART STATUS ADDRESS 
;USART DATA ADDRESS 
;TRANSMITTER READY MASK 
;TRANSMITTER EMPTY MASK 
;RECEIVER READY MASK 
;USART MODE BYTE 
;USART COMMAND BYTE 
;BYTE TO RESET ALL ACKNOWLEDGES 
;ACKNOWLEDGE PORT ADDRESS 
;ADDRESS OF ARBITRATOR PORT NUMBER 
; DEVICE PORT BASE ADDRESS 
;ARBITRATOR PORT ADDRESS 
;COUNTER TIMER STATUS ADDRESS 
;COUNTER TIMER PARAMETER ADDRESS 
;COUNTER CONTROL WORD 
;BAUD RATE CONSTANT 
;INTERRUPT SIGNAL ADDRESS 
;BASE ADDRESS OF PRIORITY TABLE 
;PRIORITY OF REQUESTING NODE 
;BASE ADDRESS FOR REQUEST PORT MASK TABLE 
;BASE ADDRESS OF IMMEDIATE REQUEST TABLE 
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• 
;INIT- INITIALIZE THE SERIAL LINKS 
0000 
0003 
00015 
0008 
OOOA 
0000 
0010 
0013 
00115 
0018 
0019 
001C 
0010 
0020 
0023 
0026 
0029 
0028 
002C 
0020 
002E 
0030 
0032 
00315 
0037 
003A . 
0030 
003E 
003F 
0041 
310040 
3ECE 
320120 
3E215 
320120 
3A0020 
210800 
3EB6 
320720 
70 
320620 
7C 
320620 
3AOE20 
320C20 
21203C 
3EOO 
77 
23 
70 
E60F 
FE03 
C22900 
1EOO 
CD7102 
CDA001 
1C 
7B 
FE10 
C23700 
; 
I NIT: 
IN03: 
IN015: 
LXI 
MVI 
STA 
MVI 
STA 
LOA 
LXI 
MVI 
STA 
MOV 
STA 
MOV 
STA 
LOA 
STA 
LXI 
MVI 
MOV 
INX 
MOV 
ANI 
CPI 
JNZ 
MVI 
CALL 
CALL 
INR 
MOV 
CPI 
JNZ 
SP,STACK 
A, MODE 
URTSTAT 
A,COMAND 
URTSTAT 
URTDATA 
H,BDCNST 
A,CNTCNT 
CNTSTAT 
A,L 
CNTPARM 
A,H 
CNTPARM 
PRTNUM 
ACKPTA 
H,IRTBL 
A,OOH 
M,A 
H 
A,L 
OFH 
03H 
IN03 
E.o 
STS 
INTRPT 
E 
A,E 
lOH 
INOI5 
;SEND USART MODE WORD 
;SEND USART COMMAND WORD 
;READ USART ONCE 
;LOAD BAUD RATE CONSTANT INTO HL 
;LOAD COUNTER CONTROL WORD TO A 
;LOAD BAUD RATE CONSTANT 
;CLEAR IMMEDIATE REQUEST TABLE 
;SET EACH DEVICE TO TALK TO SELF 
;INTERRUPT NODE TO RESET 
;SET NEXT PORT NUMBER 
;COMPARE PORT TO 16 
;LOOP UNTIL ALL PORTS TALK TO SELF 
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007B 
007C 
007F 
0080 
0081 
0084 
008!5 
0087 
0088 
008B 
oo8c 
008D 
008E 
OOOF 
0090 
0092 
0095 
0096 
0098 
0099 
009A 
0098 
009D 
009F 
OOA2 
OOA3 
C5 
21203C 
7E 
B7 
CA9900 
E!5 
EGOF 
47 
210007 
85 
6F 
7E 
4F 
78 
E608 
CDA400 
E1 
3EOO 
77 
23 
7D 
E60F 
FE03 
C27FOO 
C1 
C9 
; 
;IMREQ- SATISFY ANY REQUESTS IN THE IMMEDIATE REQUEST TABLE 
. 
• IMREQ: PUSH 
LXI 
IMR05: MOV 
ORA 
JZ 
PUSH 
ANI 
MOV 
LXI 
ADD 
MOV 
MOV 
MOV 
MOV 
ANI 
CALL 
POP 
MVI 
MOV 
IMR15: I NX 
MOV 
ANI 
CPI 
JNZ 
POP 
RET 
B 
H, I RTBL 
A,M 
A 
IMR15 
H 
OFH 
B,A 
H,REQTBL 
L 
L,A 
A,M 
C,A 
A,B 
08H 
SPTA 
H 
A,OOH 
M,A 
H 
A,L 
OFH 
03H 
IMR05 
B 
;SAVE THE CONTENTS OF B 
;LOAD BASE ADDRESS OF REQUEST TABLE 
;GET NEXT IMMEDIATE REQUEST 
;SEE IF THERE IS AN IMMEDIATE REQUEST 
;IF NOT GET NEXT IMMEDIATE REQUEST 
;SAVE CONTENTS OF H 
;MASK OFF UPPER NIBBLE OF A 
;GET MASK FOR REQUESTING NODE 
;PUT MASK IN C 
;SET A 
;SERVICE IMMEDIATE REQUEST 
;RESTORE BASE ADDRESS OF IMMEDIATE REQUEST TABLE 
;CLEAR REQUEST JUST SERVICED 
;RESTORE B 
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OOA4 
OOA5 
OOA6 
OOA7 
OOA8 
OOA9 
OOAC 
OOAF 
0082 
0083 
0084 
0087 
0088 
0089 
OOBA 
OOBB 
OOBC 
OOBF 
OOC1 
OOC2 
OOC5 
OOC6 
OOC9 
oocc 
OOCD 
0000 
0003 
0006 
0007 
0009 
OODC 
OODD 
OODF 
OOEl 
OOE4 
OOE6 
OOE9 
OOEB 
OOEE 
E5 
D5 
C5 
F5 
B7 
210C20 
CAB200 
210020 
7E 
A1 
C22602 
Fl 
F5 
BO 
47 
5F 
CD6502 
E60F 
5F 
CD7102 
58 
3AOE20 
CD5902 
78 
320D20 
320C20 
CD4202 
4F 
E6FO 
CAD300 
79 
E6FO 
FE30 
CAF100 
FE50 
CA2B01 
FE20 
CAF801 
C3E701 
; 
;SPTA - SET PORT AND ARBITRATOR TO TALK TO EACH OTHER 
• SPTA: 
SP05: 
. 
• 
PUSH 
PUSH 
PUSH 
PUSH 
ORA 
LXI 
JZ 
LXI 
MOV 
ANA 
JNZ 
POP 
PUSH 
ORA 
MOV 
MOV 
CALL 
ANI 
MOV 
CALL 
MOV 
LOA 
CALL 
MOV 
STA 
STA 
H 
D 
B 
PSW 
A 
H,RQPO 
SP05 
H,RQP1 
A,M 
c 
RSTACK 
PSW 
PSW 
B 
B,A 
E,A 
RDPT 
OFH 
E,A 
STS 
E,B 
PRTNUM 
STPT 
A,B 
ARBPA 
ACKPTA 
;SAVE PROCESSOR STATE 
;SET FLAGS 
;GET ADDRESS OF REQUEST PORT 0 
;IF ENTERED WITH A=O, THEN JUMP 
;ELSE, GET ADDRESS OF REQUEST PORT 
;GET CONTENTS OF REQUEST PORT TO A 
;COMPARE TO MASK IN C 
;IF NOT ZERO, THEN PORT NOT REQUESTING 
;RESTORE PREVIOUS AF 
;GET REAL PORT NUMBER 
;STORE REQUESTING PORT NUMBER IN B 
;AND IN E 
;READ WHO PORT IS CONVERSING WITH 
;MASK OFF LOWWER NIBBLE 
;STORE IN E 
;SET OTHER PORT TO SELF 
;RESTORE REQUESTING PORT NUMBER 
;PUT ARBITR~TOR PORT NUMBER IN REGISTER A 
;SET PORT TO ARBITRATOR 
;RESTORE REQUESTING PORT NUMBER 
;SET ARBITRATOR TO PORT 
;ACKNOWLEDGE PORT 
;GPRB - GETS PROCESSOR REQUEST BYTE 
; 
GPRB: CALL 
MOV 
ANI 
JZ 
MOV 
ANI 
CPI 
JZ 
CPI 
JZ 
CPI 
JZ 
JMP 
CIN 
C,A 
OFOH 
GPRB 
A,C 
OFOH 
030H 
CONECT 
050H 
CONI NT 
020H 
STATUS 
DISCON 
;READ CHARACTER FROM SERIAL PORT 
;STORE REQUEST WORD IN C 
;LOOP IF NULL CHARACTER 
;RESTORE REQUEST WORD 
;COMPARE TO CONNECT REQUEST 
;CONNECT IF REQUEST TO CONNECT SET 
;COMPARE TO CONNECT WITH INTERRUPT REQUEST 
;CONNECT WITH INTERRUPT 
;COMPARE TO STATUS REQUEST 
;INVESTIGATE STATUS 
;DISCONNECT IF ANY OTHER BYTE 
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OOF1 
OOF4 
OOF6 
OOF9 
OOFA 
OOFB 
OOFO 
OOFE 
OOFF 
0102 
0104 
0107 
010A 
010C 
0100 
0110 
0111 
0114 
0117 
0118 
011A 
0110 
0120 
0121 
0122 
0125 
0128 
012B 
012E 
0130 
0133 
0134 
0135 
0137 
0138 
0139 
013C 
013E 
0141 
0144 
0146 
0147 
C04202 . 
E60F 
211 03C 
77 
79 
EGOF 
4F 
5F 
C06502 
E610 
C20E01 
C06502 
EGOF 
B9 
C25601 
78 
C05902 
C04A01 
79 
F630 
C03402 
C04E02 
58 
79 
C05902 
C04A01 
C32602 
C04202 
E60F 
21103C 
77 
79 
E60F 
4F 
5F 
C06502 
E610 
C2DE01 
C06502 
EGOF 
B9 
C35601 
. 
• ;CONECT - SET TWO PROCESSORS TO TALK TO EACH OTHER 
• CONECT: CALL 
• 
ANI 
LXI 
MOV 
MOV 
ANI 
MOV 
MOV 
CALL 
ANI 
JNZ 
CALL 
ANI 
CMP 
JNZ 
HOV 
CALL 
CALL 
MOV 
ORI 
CALL 
CALL 
MOV 
MOV 
CALL 
CALL 
JMP 
CIN 
OFH 
H.REQPRI 
M,A 
A.c 
OFH 
c. A 
E,A 
RDPT 
10H 
NTINRK 
RDPT 
OFH 
c 
PRTBSY 
A,B 
STPT 
STPRI 
A,C 
30H 
COUT 
WAIT 
E,B 
A,C 
STPT 
STPRI 
RSTACK 
;GET PRIORITY REQUEST 
;STORE PRIORITY IN RAM 
;PUT REQUESTED PORT NUMBER IN A 
;AND IN C 
;AND IN E 
;READ CONNECTION OF PORT REQUESTED 
;IS CARD IN RACK? 
;IF CARD NOT PLUGGED IN, REQUEST NOT POSSIBLE 
;READ CONNECTION OF PORT REQUESTED 
;MASK OFF TRASH 
;JUMP IF PORT NOT CONNECTED TO SELF 
;RESTORE REQUESTING PORT NUMBER 
;SET REQUESTED PORT TO REQUESTING PORTS NUMBER 
;SET PRIORITY OF REQUESTED PORT 
;GET REQUESTED'S NUMBER TO A 
;SEND CONNECT POSIBLE 
;SEND REPLY 
;WAIT FOR END OF TRANSMIT 
;PUT REQUESTING PORTS NUMBER IN E 
;GET REQUESTEDS PORT NUMBER IN A 
;SET REQUESTING PORT TO REQUESTED PORTS NUMBER 
;SET PRIORITY OF REQUESTING PORT 
;RESET ACKNOWLEDGES 
;CONINT - SET TWO PROCESSORS TO TALK WITH INTERRUPTS 
• CONINT : CALL 
ANI 
LXI 
MOV 
MOV 
ANI 
MOV 
HOV 
CALL 
ANI 
JNZ 
CALL 
ANI 
CMP 
JMP 
CIN 
OFH 
H,REQPRI 
M,A 
A.C 
OFH 
c.A 
E. A 
RDPT 
10H 
NTINRK 
RDPT 
OFH 
c 
PRTBSY 
;GET PRIORITY REQUEST 
;STORE PRIORITY IN RAM 
;PUT REQUESTED PORT NUMBER IN A 
;AND IN C 
;AND IN E 
;READ CONNECTION OF PORT REQUESTED 
;MASK OFF TRASH 
;IF CARD NOT PLUGGED IN, REQUE~T NOT POSSIBLE 
;READ CONNECTION OF PORT REQUESTED 
;MASK OFF TRASH 
;JUMP TO INTERRUPT REQUESTED PORT 
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; 
;STPRI - SET PRIORITY OF PORT (E) TO REQPRI 
014A 
014D 
014E 
0150 
0153 
0154 
0155 
0156 
0159 
015C 
015D 
0160 
0163 
0166 
0167 
0169 
016A 
016D 
016F 
0171 
0174 
0177 
0179 
017A 
017D 
0180 
0181 
0182 
0184 
0185 
0186 
0108 
018B 
018E 
018F 
0190 
0191 
0193 
0194 
0197 
0198 
019A 
019D 
211 03C 
7E 
1600 
21003C 
19 
77 
C9 
CDD201 
21103C 
BE 
D29701 
CDA001 
21203C 
7B 
F6FO 
77 
CDD201 
E60F 
FEOO 
CA8501 
CD6502 
E60F 
5F 
CDA001 
21203C 
23 
7B 
F6FO 
77 
79 
F6AO 
CD3402 
21203C 
23 
23 
78 
F6FO 
77 
C3D300 
79 
F650 
CD3402 
C3D300 
. 
• STPRI: · LXI 
• 
MOV 
MVI 
LXI 
DAD 
MOV 
RET 
H,REQPRI 
A,M 
D,OOH 
H,PRITBL 
D 
M,A 
;PRTBSY - REQUESTED PORT IS BUSY 
; 
PRTBSY: CALL 
LXI 
CMP 
JNC 
CALL 
LXI 
MOV 
ORI 
MOV 
CALL 
ANI 
CPI 
JZ 
CALL 
ANI 
MOV ·· 
CALL 
LXI 
INX 
MOV 
ORI 
MllV 
PBY03 : MOV 
ORI 
CALL 
LXI 
INX 
INX 
MOV 
ORI 
MOV 
JMP 
PBY05: MOV 
ORI 
CALL 
JMP 
RDPRI 
H,REQPRI 
M 
PBY05 
INTRPT 
H, IRTBL 
A,E 
OFOH 
M,A 
RDPRI 
OFH 
OOH 
PBY03 
RDPT 
OFH 
E,A 
INTRPT 
H, IRTBL 
H 
A,E 
OFOH 
M,A 
A,C 
OAOH 
COUT 
H,IRTBL 
H 
H 
A,B 
OFOH 
M,A 
GPRB 
A,C 
050H 
COUT 
GPRB 
;GET REQPRI INTO A 
;PUT PRIORITY INTO PRIORITY TABLE 
;READ PRICRITY OF REQUESTED PORT 
;COMPARE TO PRIORITY OF REQUESTING PORT 
;JUMP IF REQUESTING PRIORITY IS NOT HIGHER 
;INTERRUPT REQUESTED PORT 
;PUT NODE IN IMMEDIATE REQUEST TABLE 
;SEE IF PORT IS TALKING TO SELF 
;FIND WHO INTERRUPTED PORT IS TALKING TO 
;INTERRUPT OTHER PORT 
;PUT NODE IN IMMEDIATE REQUEST TABLE 
;SEND ACKNCWLEDGE BYTE 
;PUT NODE IN IMMEDIATE REQUEST TABLE 
;GET NEXT REQUEST BYTE 
;SEND ACKNOWLEDGE BYTE 
;GET NEXT REQUEST BYTE 
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OIAO 
OIA3 
OIA5 
OIAB 
OIAB 
OIAD 
0180 
0181 
0182 
0184 
0187 
01B8 
0189 
OIBC 
OIBD 
018E 
OICI 
OIC3 
OIC4 
OIC7 
01CA 
01CB 
01CC 
01CF 
OIDO 
OIDI 
01D2 
01D4 
01D5 
01D7 
01D8 
01DB 
01DC 
01DD 
CD6~02 
E610 
C2DI01 
CD6502 
E620 
CAD101 
D5 
C5 
1600 
210030 
19 
77 
210007 
19 
4E 
210C20 
3E07 
BB 
D2CA01 
210020 
7E 
AI 
C2BEOI 
Cl 
Dl 
C9 
1600 
7B 
E60F 
~F 
21003C 
19 
7E 
C9 
; 
;INTRPT- SEND INTERRUPT TO NODE SPECIFIED IN REGISTER E 
• INTRPT: CALL 
ANI 
JNZ 
CALL 
ANI 
JZ 
PUSH 
PUSH 
MVI 
LXI 
DAD 
MOV 
LXI 
DAD 
MOV 
INT05: LXI 
MVI 
CMP 
JNC 
LXI 
INTIO: MOV 
ANA 
JNZ 
POP 
POP 
INTI~: RET 
• 
RDPT 
OIOH 
INTI~ 
RDPT 
20H 
INTI~ 
D 
8 
D,OOH 
H,INTADD 
D 
M,A 
H,REQTBL 
D 
C,M 
H,RQPO 
A,07H 
E 
INTIO 
H,RQPI 
A,M 
c 
INT05 
8 
D 
;SEE IF NODE IS IN RACK 
;SEE IF NODE IS A TERMINAL CARD 
;RETURN IF IT IS A TERMINAL CARD 
;SAVE REGISTER PAIR D AND 8 
;SET INT FLIP FLOP ON NODE PROCESSOR 
;GET REQUEST PORT MASK FROM TABLE 
;PUT REQUEST PORT MASK IN C 
;FIND WHICH REQUEST PORT NODE IS ON 
;NODE IS ON RQPO 
;NODE IS ON kQPl 
;READ REQUEST PORT UNTIL NODE REQUESTS 
;RESTORE 8 AND D AND RETURN 
;RDPRI - READ PRIORITY OF PORT (E) INTO A 
; 
RDPRI! MVI 
MOV 
ANI 
MOV 
LXI 
DAD 
MOV 
RET 
D,OOH 
A,E 
OFH 
E,A 
H,PRITBL 
D 
A,M 
;READ THE PRIORITY FROM THE TABLE IN RAM 
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010E 
OIDF 
OIEI 
OIE4 
OIE7 
OIE9 
OlEA 
OlEO 
OIFO 
OIFI 
OIF2 
OIF5 
OIF6 
OIF9 
OIFA 
OIFD 
OIFF 
0202 
0205 
0207 
0209 
020C 
020F 
0212 
0214 
0216 
0219 
021C 
021E 
0220 
0223 
79 
F670 
CD3402 
C30300 
3E40 
BO 
CD3402 
CD4E02 
76 
5F 
CD7102 
C32602 
79 
5F 
CD6502 
E610 
CAOF02 
CD6502 
E60F 
F660 
CD3402 
C30300 
CD6502 
E60F 
F620 
CD3402 
CDD201 
E60F 
F630 
CD3402 
C30300 
. 
• 
;NTINRK - REQUESTED PORT IS NOT IN RACK 
• NTINRK: MOV 
; 
ORI 
CALL 
JMP 
A,C 
070H 
COUT 
GPRB 
;GET REQUESTED PORTS NUMBER 
;ASSEMBLE ACKNOWLEDGE 
;SEND NO CONNECT-NO PORT 
;GET AN OTHER PROCESSOR REQUEST BYTE 
;DISCON - DISCONNECT PROCESSOR FROM ANY ONE 
; 
DISCON: MVI 
ORA 
CALL 
CALL 
HOV 
HOV 
CALL 
JHP 
; 
A,40H 
B 
COUT 
WAIT 
A,B 
E,A 
STS 
RSTACK 
;SEND DISCONNECT ACKNOWLEDGE 
;PUT REQUESTING PORT NUMBER IN A 
;CONNECT PORT TO ITSELF 
;CLEAR ACKNOWLEDGES 
;STATUS - SENDS STATUS OF PORT INDICATED TO PROCESSOR 
. 
• STATUS: HOV 
HOV 
CALL 
ANI 
JZ 
CALL 
ANI 
ORI 
CALL 
JHP 
ST05: CALL 
ANI 
ORI 
CALL 
CALL 
ANI 
ORI 
CALL 
JHP 
A,C 
E,A 
RDPT 
10H 
ST05 
RDPT 
OFH 
60H 
COUT 
GPRB 
RDPT 
OFH 
20H 
COUT 
RDPRI 
OFH 
30H 
COUT 
GPRB 
;GET PROCESSOR REQUEST BYTE 
;READ PORT INDICATED 
;MASK LOWER NIBBLE 
;OR IN STATUS ACKNOWLEDGE INFO 
;SEND STATUS ACKNOWLEDGE 
;GET NEW PROCCESOR REQUEST BYTE 
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. 
• 
;RSTACK - CLEARS ALL ACKNOWLEDGES 
; 
0226 3AOE20 RSTACK: LOA PRTNUM 
0229 320C20 STA ACKPTA ;ACKNOWLEDGE ARBITRATOR 
022C 320020 STA ARBPA 
022F F1 POP PSW ;RESTORE PREVIOUS ENVIRONMENT 
0230 C1 POP B 
0231 01 POP D 
0232 E1 POP H 
0233 C9 RET 
; 
;COUT - SENDS CHARACTER TO SERIAL PORT 
; 
0234 F~ COUT: PUSH PSW 
023~ 3A0120 co~: LOA URTSTAT 
0238 E601 ANI TRRDY 
023A CA3~02 JZ co~ 
0230 F1 POP PSW 
023E 320020 STA URTDATA 
0241 C9 RET 
. 
• 
;CIN - RECEIVES CHARACTER FROM SERIAL PORT 
; 
0242 3A0120 CIN: LOA URTSTAT 
024~ E602 ANI RDRDY 
0247 CA4202 JZ CIN 
024A 3A0020 LOA URTDATA 
0240 C9 RET 
; 
;WAIT - WAITS FOR END OF TRANSMISSION FROM USART 
; 
024E F~ WAIT: PUSH PSW 
024F 3A0120 wo~: LOA URTSTAT 
0252 E604 ANI TXEMPTY 
0254 CA4F02 JZ wo~ 
0257 F1 POP PSW 
0258 C9 RET 
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; 
;STPT - SETS PORT(E) TO LISTEN TO PORT(A) 
; 
02~9 E~ STPT: PUSH H 
025A D5 PUSH D 
025B 1600 MVI D,O 
025D 210010 LXI H,DVPTB 
0260 19 DAD D 
0261 77 MOV M,A 
0262 D1 POP D 
0263 E1 POP H 
0264 C9 RET 
. 
• ;RDPT - READS PORT(E) INTO A · 
. 
• 026~ E~ RDPT: PUSH H 
0266 D5 PUSH D 
0267 1600 MVI D,O 
0269 210010 LXI H,DVPTB 
026C 19 DAD D 
026D 7E MOV A,M 
026E D1 POP D 
026F E1 POP H 
0270 C9 RET 
; 
;STS - SETS PORT(E) TO SELF 
; 
0271 F~ STS: PUSH PSW 
0272 . 3EOO MVI A,OOH 
0274 21103C LXI H,REQPRI 
0277 77 MOV M,A 
0278 CD4A01 CALL STPRI 
027B 7B MOV A,E 
027C CD5902 CALL STPT 
027F F1 POP PSW 
0280 C9 RET 
. 
• 
: 
;REQTBL - TABLE WITH MASKS FOR REQUEST PORTS 
: 
0700 ORG 0700H 
0700 01020408 DB 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H 
0704 10204080 
0708 01020408 DB 01H, 02H, 04H, 08H, 10H, 20H, 40H, 80H 
070C 10204080 
;END -
: 
END 
NO PROGRAM ERRORS 
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SYMBOL TABLE 
* 01 
A 0007 ACKPT 200C ARBPA 200D 8 0000 
BDCNS 0008 c 0001 C05 0235 CIN 0242 
CNTCN 0086 CNTPA 2006 CNTST 2007 COMAN 0025 
CONEC OOF1 CONIN 0128 COUT 0234 D 0002 
DISCO 01E7 DVPT8 1000 E 0003 oHms 0047 
GN10 0060 GNPR 0044 GPRB OOD3 H 0004 
IMR05 007F IMRHS 0099 IMREQ 0078 IN03 0029 
IN05 0037 I NIT 0000 • INT05 01BE INT10 01CA 
INT15 0101 INTAD 3000 INTRP 01AO IRTBL 3C20 
L 0005 M 0006 MODE OOCE NTINR 01DE 
PBY03 0185 P8Y05 0197 PRITB 3COO PRT8S 0156 
PRTNU 200E PSW 0006 RDPRI 01D2 RDPT 0265 
RDRDY 0002 REQPR 3C10 . REQTB 0700 RQPO 200C 
RllP1 200D RSTAC 0226 RSTAK OOFF * SP 0006 
SP05 0082 SPTA OOA4 STACK 4000 STATU 01F8 
ST05 020F STPRI 014A STPT 0259 STS 0271 
TRRDY 0001 TXEMP 0004 URTDA 2000 URTST 2001 
W05 024F WAIT 024E 
111 
APPENDIX D 
EXAMPLE NODE PROCESSOR SOF~iARE LISTINGS 
/ 
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